From patchwork Fri Dec 8 07:02:50 2023
Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
X-Patchwork-Submitter: "Jiang, Haochen"
X-Patchwork-Id: 175635
Return-Path:
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp5286476vqy;
Thu, 7 Dec 2023 23:03:21 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IHO8ZAFTcfCUojMK77aCXiHqXoZZfVo0XSEN3udP7tW988cF3spK4/rR7l0XoHBVtHJZI3M
X-Received: by 2002:a05:620a:3f41:b0:77f:3cb9:8b5c with SMTP id
ty1-20020a05620a3f4100b0077f3cb98b5cmr2218702qkn.18.1702019001631;
Thu, 07 Dec 2023 23:03:21 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1702019001; cv=pass;
d=google.com; s=arc-20160816;
b=itrYfUEribt9VWDKLEBwg9vstETPEaG/ibUaPy1HQYHQN5x4L/zzy1Gkkw98cNJmtb
kmz2vHTxOgNG3XXQPgKqQdCYenVvqSpV7o7doL+cv7RWBl28sTMMxML4EhKsdMqsV9+z
72Nt22danLAcK0t5upSjTbRjz7WuR3ej7vLn5Eqpy94WQWPeTgSoGQEmU0XQUj3h/Z7B
tRhDVUR4pPtGfJZTy1c6MFxoj3EGDcUmzJoA1B7aeXLVXsiTHe5Kzt97wntbfBevuz//
ZaqfuSw+7y2fDYYIxyFMBODvdV21Pzi3xzJKSdeXUEC8qE1uQYc1J+RC5YbYOR2FHVhg
/Cbw==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=errors-to:list-subscribe:list-help:list-post:list-archive
:list-unsubscribe:list-id:precedence:content-transfer-encoding
:mime-version:message-id:date:subject:cc:to:from:dkim-signature
:arc-filter:dmarc-filter:delivered-to;
bh=YuPC10HM1JDtlvNme44GMUQngeWugYZBtT9F+/t+Hro=;
fh=HbRzVqwULcm8PcNUsJioPim+Q5OJZ/AWD+bsiyTcjuk=;
b=XSL5HWjtoyUkoOje1L3MoZk7/DwQ5Hr56nD6iTJ93UVsW8TDaWTjF7PjzEcOBI5PS0
MfnRu4GZQjb3mZcDBNa+QpkvmCt2UTThVovauI6yF3YJer3gz39cP3cxiV0nuRlQVRYv
rS+GUFaRuO/81nBcxctmwTq0fPzi8M0RWijyNhWIDWdUsYrtVaOBU/OTcVxmp9/GAtHo
Zw7GQV3YP1UQA8J3XERagI1azFEnm454zBWaUl1usOVnXhRFMdQX/PMlbuW5wlubPH/+
g34KuPOWp7R0Ome+76kCzWqYzI0UrnsPotY4mvuJegggXcutTA6TB15XaTGLhk+mqOJl
8Rrw==
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@intel.com header.s=Intel header.b=jDrDw3FB;
arc=pass (i=1);
spf=pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender)
smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97])
by mx.google.com with ESMTPS id
y20-20020a05620a44d400b0077f3885f11csi1625784qkp.280.2023.12.07.23.03.21
for
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Thu, 07 Dec 2023 23:03:21 -0800 (PST)
Received-SPF: pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender) client-ip=8.43.85.97;
Authentication-Results: mx.google.com;
dkim=pass header.i=@intel.com header.s=Intel header.b=jDrDw3FB;
arc=pass (i=1);
spf=pass (google.com: domain of
gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
permitted sender)
smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com
Received: from server2.sourceware.org (localhost [IPv6:::1])
by sourceware.org (Postfix) with ESMTP id 647B33858030
for ; Fri, 8 Dec 2023 07:03:21 +0000 (GMT)
X-Original-To: gcc-patches@gcc.gnu.org
Delivered-To: gcc-patches@gcc.gnu.org
Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.20])
by sourceware.org (Postfix) with ESMTPS id D6B8B3858C3A
for ; Fri, 8 Dec 2023 07:02:55 +0000 (GMT)
DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D6B8B3858C3A
Authentication-Results: sourceware.org;
dmarc=pass (p=none dis=none) header.from=intel.com
Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com
ARC-Filter: OpenARC Filter v1.0.0 sourceware.org D6B8B3858C3A
Authentication-Results: server2.sourceware.org;
arc=none smtp.remote-ip=134.134.136.20
ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1702018977; cv=none;
b=T8O8gdxbTL0GAMPsbkuoc4DugbAiVlqcTmG1B3UUZ1HbiYHlRMYGYtKLHyqfpD5LXOTVc7Ko32IlNlRtFAXC9rqz59uEMrw5aWoOs7u0ZF3NHx+QvFN0D3NlpHZ/ablZRyV75V9XI7rcJCFvQ24Cllgb+mK2ZVsyXWdCKelHO4o=
ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key;
t=1702018977; c=relaxed/simple;
bh=GgtqzEEtbUi/MKNYgqRpDAMteTiVVUOV2ROwoX4YVvY=;
h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version;
b=vZuoOsq/QhxRz+K0FEprraEjSYBvBNanZO9zsVcBdjIar8h/f5cFsjMTjAF4o2IculPXo/gAWh3J+N+Qitb/L3q3d6EcSCUNjtUu4TPP3T/aZayrCf71AJ372drSh9XtinhMuem+mRZ0UGZylzfI9eCpa3RB7RlqkZAMgMBi04A=
ARC-Authentication-Results: i=1; server2.sourceware.org
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
t=1702018975; x=1733554975;
h=from:to:cc:subject:date:message-id:mime-version:
content-transfer-encoding;
bh=GgtqzEEtbUi/MKNYgqRpDAMteTiVVUOV2ROwoX4YVvY=;
b=jDrDw3FBfR5qx67qG4BdP0K8u3Et9rV93cryMZ9He+FvnJGBdZflJl5m
rj3wkiUnEw3kEGSOjJjoBOLKEwgk/5OgB5vQZaZClM+5CescyTNW5KH23
+P4mHu+DhVf9dLBDvE0ZKhM+GI/F66AVkupUsqC/rOdXQfBVirnDGd0Fw
yMhGZMOIAzaQLpwb3Bf91LVMhm/vlG7swMslBYSbL+eevilC7AB+kIg11
aPN4ytEVSxNuzfvf0N1uIaawo/2Yi5H5ObOhAGx9dUx5/2Iz773qIwRX9
0iLGmnPnMtw/fLz08jbNEwyBqksZ6jy6vgdHniJ9/tGNLX72WjzgjTPQF Q==;
X-IronPort-AV: E=McAfee;i="6600,9927,10917"; a="384769142"
X-IronPort-AV: E=Sophos;i="6.04,260,1695711600"; d="scan'208";a="384769142"
Received: from orviesa001.jf.intel.com ([10.64.159.141])
by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;
07 Dec 2023 23:02:54 -0800
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.04,260,1695711600"; d="scan'208";a="19984228"
Received: from shvmail03.sh.intel.com ([10.239.245.20])
by orviesa001.jf.intel.com with ESMTP; 07 Dec 2023 23:02:52 -0800
Received: from shliclel4217.sh.intel.com (shliclel4217.sh.intel.com
[10.239.240.127])
by shvmail03.sh.intel.com (Postfix) with ESMTP id 34A421007829;
Fri, 8 Dec 2023 15:02:50 +0800 (CST)
From: Haochen Jiang
To: gcc-patches@gcc.gnu.org
Cc: hongtao.liu@intel.com,
ubizjak@gmail.com,
gerald@pfeifer.com
Subject: [gcc-wwwdocs PATCH] gcc-13/14: Mention recent update for x86_64
backend
Date: Fri, 8 Dec 2023 15:02:50 +0800
Message-Id: <20231208070250.2837967-1-haochen.jiang@intel.com>
X-Mailer: git-send-email 2.31.1
MIME-Version: 1.0
X-Spam-Status: No, score=-10.6 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH,
DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0,
RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, SPF_HELO_NONE, SPF_NONE, TXREP,
T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
server2.sourceware.org
X-BeenThere: gcc-patches@gcc.gnu.org
X-Mailman-Version: 2.1.30
Precedence: list
List-Id: Gcc-patches mailing list
List-Unsubscribe: ,
List-Archive:
List-Post:
List-Help:
List-Subscribe: ,
Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1784696276443881207
X-GMAIL-MSGID: 1784696276443881207
Hi all,
This patch will mention the following changes in wwwdocs for x86_64 backend:
- AVX10.1 support
- APX EGPR, PUSH2POP2, PPX and NDD support
- Xeon Phi ISAs deprecated
Also I adjust the words in x86_64 part for GCC 13. Ok for gcc-wwwdocs?
Thx,
Haochen
Mention AVX10.1 support, APX support and Xeon Phi deprecate in GCC 14.
Also adjust documentation in GCC 13.
---
htdocs/gcc-13/changes.html | 14 ++++++++------
htdocs/gcc-14/changes.html | 18 ++++++++++++++++++
2 files changed, 26 insertions(+), 6 deletions(-)
diff --git a/htdocs/gcc-13/changes.html b/htdocs/gcc-13/changes.html
index 8ef3d639..e29ca72e 100644
--- a/htdocs/gcc-13/changes.html
+++ b/htdocs/gcc-13/changes.html
@@ -579,13 +579,13 @@ You may also want to check out our
GCC now supports the Intel CPU named Sierra Forest through
-march=sierraforest
.
- The switch enables the AVX-IFMA, AVX-VNNI-INT8, AVX-NE-CONVERT, CMPccXADD,
- ENQCMD and UINTR ISA extensions.
+ Based on ISA extensions enabled on Alder Lake, the switch further enables
+ the AVX-IFMA, AVX-VNNI-INT8, AVX-NE-CONVERT, CMPccXADD, ENQCMD and UINTR
+ ISA extensions.
GCC now supports the Intel CPU named Grand Ridge through
-march=grandridge
.
- The switch enables the AVX-IFMA, AVX-VNNI-INT8, AVX-NE-CONVERT, CMPccXADD,
- ENQCMD, UINTR and RAO-INT ISA extensions.
+ Based on Sierra Forest, the switch further enables RAO-INT ISA extensions.
GCC now supports the Intel CPU named Emerald Rapids through
-march=emeraldrapids
.
@@ -593,11 +593,13 @@ You may also want to check out our
GCC now supports the Intel CPU named Granite Rapids through
-march=graniterapids
.
- The switch enables the AMX-FP16, PREFETCHI ISA extensions.
+ Based on Sapphire Rapids, the switch further enables the AMX-FP16 and
+ PREFETCHI ISA extensions.
GCC now supports the Intel CPU named Granite Rapids D through
-march=graniterapids-d
.
- The switch enables the AMX-FP16, PREFETCHI and AMX-COMPLEX ISA extensions.
+ Based on Granite Rapids, the switch further enables the AMX-COMPLEX ISA
+ extensions.
GCC now supports AMD CPUs based on the znver4
core
via -march=znver4
. The switch makes GCC consider
diff --git a/htdocs/gcc-14/changes.html b/htdocs/gcc-14/changes.html
index 6d7138f8..8590f735 100644
--- a/htdocs/gcc-14/changes.html
+++ b/htdocs/gcc-14/changes.html
@@ -296,6 +296,16 @@ a work-in-progress.
USER_MSR intrinsics are available via the -muser_msr
compiler switch.
+ New ISA extension support for Intel AVX10.1 was added.
+ AVX10.1 intrinsics are available via the -mavx10.1
or
+ -mavx10.1-256
compiler switch with 256 bit vector size
+ support. 512 bit vector size support for AVX10.1 intrinsics are
+ available via the -mavx10.1-512
compiler switch.
+
+ Part of new feature support for Intel APX was added, including EGPR,
+ PUSH2POP2, PPX and NDD. APX features are available via the
+ -mapxf
compiler switch.
+
GCC now supports the Intel CPU named Clearwater Forest through
-march=clearwaterforest
.
Based on Sierra Forest, the switch further enables the AVX-VNNI-INT16,
@@ -321,6 +331,14 @@ a work-in-progress.
Based on Arrow Lake S, the switch further enables the PREFETCHI ISA
extensions.
+ Xeon Phi CPUs support (a.k.a. Knight Landing and Knight Mill) are marked
+ as deprecated. GCC will emit a warning when using the
+ -mavx5124fmaps
, -mavx5124vnniw
,
+ -mavx512er
, -mavx512pf
,
+ -mprefetchwt1
, -march=knl
,
+ -march=knm
, -mtune=knl
and -mtune=knm
+ compiler switch. The support will be removed in GCC 15.
+