From patchwork Thu Dec 7 15:36:51 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175211 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4866991vqy; Thu, 7 Dec 2023 07:37:47 -0800 (PST) X-Google-Smtp-Source: AGHT+IE/Eg4S3px+yKhEmZ4ZW0yHlm00sqOklWwiUVnMUoJSEGFS7tlML1Fqptxd71qnUejsco6H X-Received: by 2002:a05:620a:137b:b0:778:8676:1dd9 with SMTP id d27-20020a05620a137b00b0077886761dd9mr1290356qkl.32.1701963466681; Thu, 07 Dec 2023 07:37:46 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701963466; cv=pass; d=google.com; s=arc-20160816; b=hanAyb/hND3YSRTdngpefqA5sGs3/WndxoqBIjXV/OJsqo/uuJS6Rp8p95/tt99YCk ZY4OR1ZnOTW6epqUmRJYfsUdgpupoVw0bsLuVqXFZf+lWOZzi1EStIOTl5Z33aIb1L1c ziymzu5Z/tMaQaCfp6r8yLsa08eXf3zO+2Q7brRsdmD41LnniOelpSiLubflhhQfFDkz EA6aDjOGjgDunhvOuyQztY8MmgkEPBTXz86mFNcqWpvzuaeTAmeszT8XPmJIA5gffnHT Y0oqlKi3/0eV7jYzRLj+xEcNSDnU0OMG3T/GMw4wm026Hn7FSC+RZ4dB4ajvF9Aucp2g Xb+w== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=6a7xzu5YJIM+iySpMWP0/p7YAPS2V5J99xCC8elajsw=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=M5T/GNDGQqIUHua/mMKQNJzB+WmmqLi7LMh2rnlOfQVHhH2Ru1c8PuSDk/S41GF/8d 3XpxgcDTipzd2h6xUvsmXZ4Yb2iTpXeF6QUvklgfYtosSYvFwvMA7HkURcZ+GPRZ6K3Z xZNCNX/Ee46pH5I0zhMF1QEVCgmhh1l9BBdsF+DvEbVRDuAT8va/caBuW4CPrfasuerQ iOs6SvDtMKwkXUtGmBJuZpBUCebQFllugL8rhB4t+C6KrARh0jno8ZR0YpY2vNinRypi ntyHRhc9IH+ov4O/8vfiO5q+1dQQtjKKpZzMTCL8hECUx8wX4gnfYiRyLlM3hz+dTyRv Eozw== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P2Lt4tfZ; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P2Lt4tfZ; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id v12-20020a05620a0f0c00b0077ecedacd36si1540015qkl.154.2023.12.07.07.37.46 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:37:46 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P2Lt4tfZ; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P2Lt4tfZ; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 48FA938618D8 for ; Thu, 7 Dec 2023 15:37:39 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on2084.outbound.protection.outlook.com [40.107.8.84]) by sourceware.org (Postfix) with ESMTPS id 34BF0385AC2C for ; Thu, 7 Dec 2023 15:37:09 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 34BF0385AC2C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 34BF0385AC2C Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.8.84 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701963433; cv=pass; b=J9SaK95gRXtY5BN4+og9qrYsGcLej1Ge6CMaw45YPSfUoKbil7R4Gf+nLvmEpIGnUVn5ovAnxOT9QKdcnljS/vh62pIlP63XUAuBbMwKnSrf8i5GT/7AUqsxtADTpLnT0owkRSom+RYZ6CM3+U/xUvIim2QJGRshlkZwSgY9o2Y= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701963433; c=relaxed/simple; bh=iMO4iD7J/eWJoj8GpIOV1sdQ2OOMPBlxwswKpjq8cQc=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=f9hjh1vM9BF3vX6nMrHRzHNSdnWP8YkAje1U1sDnueNpoIIq+3fO2nFBYgoWSwrmWgJSllSAH8zXGDAQJJrCjxEwYOoAnEX6vOZCxj8cWZSwkI0oG/1TmXvuD9idXFP2fH7vf+mU0WvJYtpbd0AVDNRRww7XXeKAw3qVf6GiaeE= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=K7kIptUtpMUvx5rsp3vln1ju8utWszdsFCwLGd3dB5OSi+E9r1JAUql+Hp4KNuqGMYj2Lhzl5yWiEydcNzYFYXK98INA/B82EoSNML53OqFlSfvIab6oydo/q/Aw7SLm+DjPQqqqUrGIiCMNPP60+NUWzhyXVh9v5YKL8xVmXflQ30X7ndURWdQOpOv63P3rwDqAHFTO2vXZUai/dFRAGWbCoYYXQT0A55sFM7xGt5GriCKeYTR+3/mfHv0KVg31CofW9z/w2Hnny3lG9nbY38eiyutLnPcGHzio4HAcHQX0ZO0y5WRWv8E8Y0RJM3p0w6OFO7HvnIOuYUiozaxa4Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6a7xzu5YJIM+iySpMWP0/p7YAPS2V5J99xCC8elajsw=; b=JIgc1NN0LJdpSwPsA0f+7hVfMOszgu8JSDRjXi3nnuKNMdJlsI3YOJowpXwWXblEPGZc+EJIBnVS0gSTMxfmuLW9D5VcWypkaVPpIw/QNIvto5HlUjodAf3b88Bg9CZMNkSwP9DgG1zYGjcNjqSE1q2tcg45jaQ9ZGZHwAuRe7p/Xo5OpA96rylJ8zM4Z32N/ytuESWbROL/Ww9jvNbpArAIN+/uxzHtoXfvdIScS+FNJxRhaB8ulpb6pzC2hQRj4HrgRKobbJW7WaEz/PIqvPH4BieTKrt3p5UO4g8MXQHfdTSMlF+pn5JBZNsm9aRZCVPIAVs2eF1oxJq+xLi+Lw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6a7xzu5YJIM+iySpMWP0/p7YAPS2V5J99xCC8elajsw=; b=P2Lt4tfZdlCBc63O7+lMB4j6zpaZy5IBhQ06YuqNjWtt4AAj2faEHytkaCU6UK+d4WX912E7kGRvr8dDQEA7Ggf3ZP/wBXzt3mBuVQ089RZaOOEzgEN6jpM/fGzzc8X6vhMcZjEYP4c+RlEikDwRKXlB63T0HzuS/w85j5Xl1Eo= Received: from AS8PR04CA0112.eurprd04.prod.outlook.com (2603:10a6:20b:31e::27) by PAWPR08MB9008.eurprd08.prod.outlook.com (2603:10a6:102:341::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:37:05 +0000 Received: from AMS0EPF000001A2.eurprd05.prod.outlook.com (2603:10a6:20b:31e:cafe::1d) by AS8PR04CA0112.outlook.office365.com (2603:10a6:20b:31e::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:37:05 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001A2.mail.protection.outlook.com (10.167.16.235) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:37:05 +0000 Received: ("Tessian outbound 7671e7ddc218:v228"); Thu, 07 Dec 2023 15:37:05 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: cc5ab27f00a029e7 X-CR-MTA-TID: 64aa7808 Received: from 1c7679d33f31.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 9D61756A-8F93-4BA4-83F6-5A8A81D4D2BA.1; Thu, 07 Dec 2023 15:36:58 +0000 Received: from EUR01-HE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 1c7679d33f31.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:36:58 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=OmjVGj2o2QA60uOimGVUMW4r0QC9y4eeufS34MZKGksnXgr3yl08ckaQu1PEoGe3z+g26GwckecW2ifM84XNZ88kqUP2tN+oScTFO9nI+KNfxBmlb+IqVXHMe3opaxJwHJxQRxXUaw3fz/4Rkeex2pdk0BdBtNIjBKbIA9w6HNfvKX92rdze51KXBmifNVJJH5eIkjhXxKSKnpD9o6zKvs73vaw5pKbi8JNODXgJ4RAbI44c7GJfXh4gvJQ5w380TDekeSe4/OWeUDyVxfPwHdF91pcZoeUOQoXd+xaejad9NWlYHQWmpXiG8CJ0iNnX2CzjjKR6UEBx8YgiFZrUYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6a7xzu5YJIM+iySpMWP0/p7YAPS2V5J99xCC8elajsw=; b=f3oKPLX/W6gsdoKBrMdqo2vWjkz2bAQU8jd8mBB/EuoF6DAWuoCpSVSotlGw9bebY2Sd42YdSStKaxRK3e0Bpatsn6PMMmBm8g13WKGFLEhA1m3ocqg2v6Vofxcsgk0u4UuIm6+ZNG0+ZF/uwj1FygFoThFOvODrTggUB00GIExy77xfiHGAVnE/HJHgtdHYoAaQQDXU4CYF7K/ovdia8Od0iPvns9OzviQV/ZLZd9Fyz+nfncnamPsewIcng01EK3qH/DZY/bVShvmknGH4mrlWW1fZP8n7GYLfx+EvaD9jstrX6T7KzenZNlcjBhq9Xz42O0++5oX+MWkIpIzcRQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=6a7xzu5YJIM+iySpMWP0/p7YAPS2V5J99xCC8elajsw=; b=P2Lt4tfZdlCBc63O7+lMB4j6zpaZy5IBhQ06YuqNjWtt4AAj2faEHytkaCU6UK+d4WX912E7kGRvr8dDQEA7Ggf3ZP/wBXzt3mBuVQ089RZaOOEzgEN6jpM/fGzzc8X6vhMcZjEYP4c+RlEikDwRKXlB63T0HzuS/w85j5Xl1Eo= Received: from AS8PR04CA0169.eurprd04.prod.outlook.com (2603:10a6:20b:331::24) by DB9PR08MB7469.eurprd08.prod.outlook.com (2603:10a6:10:36f::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.32; Thu, 7 Dec 2023 15:36:55 +0000 Received: from AM2PEPF0001C717.eurprd05.prod.outlook.com (2603:10a6:20b:331:cafe::15) by AS8PR04CA0169.outlook.office365.com (2603:10a6:20b:331::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:36:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM2PEPF0001C717.mail.protection.outlook.com (10.167.16.187) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:36:55 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:36:53 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:36:53 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:36:53 +0000 From: To: CC: Subject: [PATCH v2 2/3] [GCC] arm: vst1q_types_x3 ACLE intrinsics Date: Thu, 7 Dec 2023 15:36:51 +0000 Message-ID: <20231207153652.4384-3-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207153652.4384-1-Ezra.Sitorus@arm.com> References: <20231207153652.4384-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM2PEPF0001C717:EE_|DB9PR08MB7469:EE_|AMS0EPF000001A2:EE_|PAWPR08MB9008:EE_ X-MS-Office365-Filtering-Correlation-Id: 1048649f-8c81-4127-505a-08dbf73a5da1 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: BdnmqrIVVa+4l7ucCQuCaUVw7iarpPYnYBj1KuU/9F0JN+XSgsYr7Lk3mxER4yh3w52YBmpF8aYVQguuA5WPcDBgPenhZL9/Sq+BCkLlgC/WsWlITxXj2MgB60y6MaBeOjBuoq1Z80tf8MY0WifoVAn/o2y1dv6vsXTiZHlVH9+pDH2gPGBkUMrN1looOE6joY0LGpf9Q0dXn1iI18em4Q6FWRz7Q8slPzkPOByjEDsecN1yI9zdIALSI/Iy3PRgBOat5FKspcnDDt1ShZ2nlwiD2VYc9JLHMts11JY3dluqaITITLG3sXVZrPfSvHnvN5FF7HrO6qKACp4i8T4/0hyqf2c9JgFxyPh8z97jjkhe0t6nPDaAnqeWrQLUl9BriVe8fVR0vAcHYI2q34/dREzD9a5Nd5AwdZaZLhL2Qrs9FkpwZ5fY8giDnGXUxKe4K95DXtN0Eg66dfiOJ3nHhazlIAqJuyVBJ9V13jigEOetmc5ZOzzkr/epVSiJZueDCq6VzOSqJd+nN2fCrn6QriUWoQyUAB3IMVgICuDyY8zgY/QgM53wN77+04K6oO/8QLWbSAVNsF6RSnLQL7tNE17blJfe9m2+IDJuM05fHKyAN19SMtgS8SGTsDGM38XWcp8r67SX7n2UCJQUxAkchun/8EYSpGD/1GnLEmq0YPSzR4Gg8mKT36EgEHvSoLPNsJOEriDMfT/wbUH4nX9saKfJAEPoRgyzsW5XXeNR6cZgtDMdFadAE6JFYKqnc2DsqgZ/5iIjVnfrf4Dg9IcnMuYiAEsxZTP4vYZ0Mcbl93d02veKMgo6UmGn+NDYPqK3EmM1fkqKfZ8tctpVdORHoQ== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(346002)(376002)(136003)(396003)(39860400002)(230922051799003)(186009)(451199024)(1800799012)(82310400011)(64100799003)(46966006)(40470700004)(36840700001)(81166007)(82740400003)(1076003)(36860700001)(356005)(47076005)(26005)(316002)(70586007)(70206006)(426003)(336012)(6916009)(84970400001)(7696005)(2616005)(36756003)(40480700001)(41300700001)(2876002)(966005)(478600001)(30864003)(8936002)(4326008)(5660300002)(2906002)(8676002)(86362001)(40460700003)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB7469 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001A2.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: daab97c7-31ef-4015-5d9d-08dbf73a57cc X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: I2H+EmqI6fePqeGgRFjwPQXnFmkKUxRU1PPPWSip+OE52FJ7eYTM3XtOyS/DK+4y3WyFIHkaq0qSQdozD69aLpNiQ4owQMJjWzdd8GcTz6apPLCCxpkvvluGFrtF0bjATOy+Rbxxtf0OfdgJt+Y4AJioA0uxtSWOyTPvQH3QuAOIpIIF0KT6wOuZ7yXtV4sVHSObSXs0YLodeyJ0VhPtK5U1kDqcwRWnOsXcf5cyBEQ7HykziHjK++FSjzFWLpzkbQt7KBBD5wqD9oCi5jo9VaeMHKaGWLjJiIt/GXU9QNso/GwYhpErZX+WWcAzxomwP78pIyhsO5k+SA7c+ceb+Z1MbgQHCNgbkPoAD1px3y8n6AW54rHZriHnlwjWbfkN6rrZCmiPlk9L98riNk19o4/akFSGXNVqc2LGKT5yyv/sAdsziMf6CZUkMBy5n04CMgrFIVx6JrtwwrHMwW+IuHAj83gqFMSo1rH3CL8c9QUh7HiwE1YwuSFn4FiezBNtej3klXLZKOD+HaglqDiP2r7Sj6eO4jhKXyERJIS/7kulqZ32aqHUpR+xldEgcjvHBZl6/zOr3dkmEF7frXaPwF8383A9aiaKFTzYDDaS4+Zs5qyx592LylgJYZ5brB/t2+Nu5TuWfDmPx1Sn3YjBZZbwqyH7Jr1TBmmYQM7nfC2oQLqoLjnVxGEmHzVac2FILhP8/j3VRoVk8weVhvbA9wc6ZVjb5pZbb6Kkm19iFbakMMUIHbZM0ADxRH4xln/WF6tisQ+mFFNFdstjuH1qE4gKTIfupzB7xzT/lkrInq0= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(376002)(396003)(346002)(136003)(230922051799003)(451199024)(64100799003)(1800799012)(186009)(82310400011)(36840700001)(40470700004)(46966006)(8676002)(8936002)(6916009)(70206006)(70586007)(316002)(2616005)(7696005)(4326008)(1076003)(40460700003)(966005)(41300700001)(478600001)(2876002)(30864003)(2906002)(5660300002)(36756003)(84970400001)(47076005)(86362001)(40480700001)(36860700001)(82740400003)(81166007)(26005)(336012)(426003)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:37:05.3448 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1048649f-8c81-4127-505a-08dbf73a5da1 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A2.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR08MB9008 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784638043708828520 X-GMAIL-MSGID: 1784638043708828520 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1q intrinsic for the arm port. This patch adds the _x3 variants of the vst1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1q_u8_x3, vst1q_u16_x3, vst1q_u32_x3, vst1q_u64_x3): New. (vst1q_s8_x3, vst1q_s16_x3, vst1q_s32_x3, vst1q_s64_x3): New. (vst1q_f16_x3, vst1q_f32_x3): New. (vst1q_p8_x3, vst1q_p16_x3, vst1q_p64_x3): New. (vst1q_bf16_x3): New. * config/arm/arm_neon_builtins.def (vst1q_x3): New entries. * config/arm/neon.md (neon_vst1q_x3): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vst1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 24 ++++ .../gcc.target/arm/simd/vst1q_base_xN_1.c | 60 +++++++++ .../gcc.target/arm/simd/vst1q_bf16_xN_1.c | 6 + .../gcc.target/arm/simd/vst1q_fp16_xN_1.c | 6 + .../gcc.target/arm/simd/vst1q_p64_xN_1.c | 6 + 7 files changed, 217 insertions(+) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 1c447b6d42f..5cec7dd876f 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11359,6 +11359,38 @@ vst1q_s64_x2 (int64_t * __a, int64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s8_x3 (int8_t * __a, int8x16x3_t __b) +{ + union { int8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s16_x3 (int16_t * __a, int16x8x3_t __b) +{ + union { int16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s32_x3 (int32_t * __a, int32x4x3_t __b) +{ + union { int32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_s64_x3 (int64_t * __a, int64x2x3_t __b) +{ + union { int64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_s8_x3 (int8_t * __a, int8x8x3_t __b) @@ -11696,6 +11728,14 @@ vst1q_p64_x2 (poly64_t * __a, poly64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p64_x3 (poly64_t * __a, poly64x2x3_t __b) +{ + union { poly64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11759,6 +11799,24 @@ vst1q_f32_x2 (float32_t * __a, float32x4x2_t __b) __builtin_neon_vst1q_x2v4sf (__a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f16_x3 (float16_t * __a, float16x8x3_t __b) +{ + union { float16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_f32_x3 (float32_t * __a, float32x4x3_t __b) +{ + union { float32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4sf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_u8 (uint8_t * __a, uint8x16_t __b) @@ -11819,6 +11877,38 @@ vst1q_u64_x2 (uint64_t * __a, uint64x2x2_t __b) __builtin_neon_vst1q_x2v2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u8_x3 (uint8_t * __a, uint8x16x3_t __b) +{ + union { uint8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u16_x3 (uint16_t * __a, uint16x8x3_t __b) +{ + union { uint16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u32_x3 (uint32_t * __a, uint32x4x3_t __b) +{ + union { uint32x4x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v4si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_u64_x3 (uint64_t * __a, uint64x2x3_t __b) +{ + union { uint64x2x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v2di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_p8 (poly8_t * __a, poly8x16_t __b) @@ -11849,6 +11939,22 @@ vst1q_p16_x2 (poly16_t * __a, poly16x8x2_t __b) __builtin_neon_vst1q_x2v8hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p8_x3 (poly8_t * __a, poly8x16x3_t __b) +{ + union { poly8x16x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v16qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_p16_x3 (poly16_t * __a, poly16x8x3_t __b) +{ + union { poly16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8hi ((__builtin_neon_hi *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_lane_s8 (int8_t * __a, int8x8_t __b, const int __c) @@ -20533,6 +20639,14 @@ vst1q_bf16_x2 (bfloat16_t * __a, bfloat16x8x2_t __b) __builtin_neon_vst1q_x2v8bf (__a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1q_bf16_x3 (bfloat16_t * __a, bfloat16x8x3_t __b) +{ + union { bfloat16x8x3_t __i; __builtin_neon_ci __o; } __bu = { __b }; + __builtin_neon_vst1q_x3v8bf (__a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst2_bf16 (bfloat16_t * __ptr, bfloat16x4x2_t __val) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 696ed72678a..cc014f9b89e 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -314,6 +314,7 @@ VAR14 (STORE1, vst1, VAR7 (STORE1, vst1_x2, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR7 (STORE1, vst1q_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1q_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (STORE1, vst1_x4, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index ce525ccbc39..010cc579f23 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5145,6 +5145,30 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_3reg")] ) +(define_insn "neon_vst1q_x3" + [(set (match_operand:CI 0 "neon_struct_operand" "=Um") + (unspec:CI [(match_operand:CI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1))] + "TARGET_NEON" +{ + int regno = REGNO (operands[1]); + rtx ops[4]; + ops[0] = operands[0]; + ops[1] = gen_rtx_REG (DImode, regno); + ops[2] = gen_rtx_REG (DImode, regno + 2); + ops[3] = gen_rtx_REG (DImode, regno + 4); + output_asm_insn ("vst1.\t{%P1, %P2, %P3}, %A0", ops); + + ops[1] = gen_rtx_REG (DImode, regno + 6); + ops[2] = gen_rtx_REG (DImode, regno + 8); + ops[3] = gen_rtx_REG (DImode, regno + 10); + output_asm_insn ("vst1.\t{%P1, %P2, %P3}, %A0", ops); + return ""; +} + [(set_attr "type" "neon_store1_3reg")] +) + (define_insn "neon_vst1_x4" [(set (match_operand:OI 0 "neon_struct_operand" "=Um") (unspec:OI [(match_operand:OI 1 "s_register_operand" "w") diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c index 4a17a80974b..838da09fee7 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_base_xN_1.c @@ -60,10 +60,70 @@ void test_vst1q_p16_x2 (poly16_t * ptr, poly16x8x2_t val) vst1q_p16_x2 (ptr, val); } +void test_vst1q_u8_x3 (uint8_t * ptr, uint8x16x3_t val) +{ + vst1q_u8_x3 (ptr, val); +} + +void test_vst1q_u16_x3 (uint16_t * ptr, uint16x8x3_t val) +{ + vst1q_u16_x3 (ptr, val); +} + +void test_vst1q_u32_x3 (uint32_t * ptr, uint32x4x3_t val) +{ + vst1q_u32_x3 (ptr, val); +} + +void test_vst1q_u64_x3 (uint64_t * ptr, uint64x2x3_t val) +{ + vst1q_u64_x3 (ptr, val); +} + +void test_vst1q_s8_x3 (int8_t * ptr, int8x16x3_t val) +{ + vst1q_s8_x3 (ptr, val); +} + +void test_vst1q_s16_x3 (int16_t * ptr, int16x8x3_t val) +{ + vst1q_s16_x3 (ptr, val); +} + +void test_vst1q_s32_x3 (int32_t * ptr, int32x4x3_t val) +{ + vst1q_s32_x3 (ptr, val); +} + +void test_vst1q_s64_x3 (int64_t * ptr, int64x2x3_t val) +{ + vst1q_s64_x3 (ptr, val); +} + +void test_vst1q_f32_x3 (float32_t * ptr, float32x4x3_t val) +{ + vst1q_f32_x3 (ptr, val); +} + +void test_vst1q_p8_x3 (poly8_t * ptr, poly8x16x3_t val) +{ + vst1q_p8_x3 (ptr, val); +} + +void test_vst1q_p16_x3 (poly16_t * ptr, poly16x8x3_t val) +{ + vst1q_p16_x3 (ptr, val); +} + + /* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c index 2a4579f0aae..2593c31c756 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_bf16_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_bf16_x2 (bfloat16_t * ptr, bfloat16x8x2_t val) vst1q_bf16_x2 (ptr, val); } +void test_vst1q_bf16_x3 (bfloat16_t * ptr, bfloat16x8x3_t val) +{ + vst1q_bf16_x3 (ptr, val); +} + /* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c index 61a7e558c48..28e949b557a 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_fp16_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_f16_x2 (float16_t * ptr, float16x8x2_t val) vst1q_f16_x2 (ptr, val); } +void test_vst1q_f16_x3 (float16_t * ptr, float16x8x3_t val) +{ + vst1q_f16_x3 (ptr, val); +} + /* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c index 82f3dad293c..7878d936b9f 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1q_p64_xN_1.c @@ -10,4 +10,10 @@ void test_vst1q_p64_x2 (poly64_t * ptr, poly64x2x2_t val) vst1q_p64_x2 (ptr, val); } +void test_vst1q_p64_x3 (poly64_t * ptr, poly64x2x3_t val) +{ + vst1q_p64_x3 (ptr, val); +} + /* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */