From patchwork Thu Dec 7 15:28:44 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175210 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4861397vqy; Thu, 7 Dec 2023 07:30:19 -0800 (PST) X-Google-Smtp-Source: AGHT+IED0Ekwuca/KDAr5HaBXuZhbOl12rUBVhHED/8OaZ+5jB0mag2Be/qbJuc0enwF0ufT1LUH X-Received: by 2002:a05:6e02:1d81:b0:35d:5995:7994 with SMTP id h1-20020a056e021d8100b0035d59957994mr3513134ila.46.1701963018990; Thu, 07 Dec 2023 07:30:18 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701963018; cv=pass; d=google.com; s=arc-20160816; b=ZmclRQdEIUbxNOI4zr+G5IMpzpGSXLAz4KcC7hnn54FQobyu7AOxz67PlfLwf1tWma uBMbpDVDael2wPKhijO8ZWJLUsLoo9bEykFWDY5B3PXi55cjgB7cWA23d9WQMopWiesy poVJDeEX4X2G1sQX9hP6waG+TlEpWilqkbJmyzgjiAb+qMvY40afbF9NCTkYi5fOTbuS 71D/XG8I272UIYMjWZCmmd9+Sam4fxv/uPLKuZe1r6PVGwXQ2ilQPJffqwq8cZ+7uuHE BZIkCs92Mku7SUIHHUAHfKpeMHvMEY2E7OqrnjnTpJc+s1AixRM3R0XncA2xV6MY0227 geMA== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=38es2ew0iNzFD6YOp6ABfMlWfZuOuiRkKqn6ppQq/ck=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=QVzl1Fa97fNg1V5p/3YwfZm8qtdopWNr24yd0pWgYN32eZ+Op4RvBR1hO++HTJwU1K TjIyCICyXiByaig6eARP6cEfvaRVNV0f4rEivaNap6RLGbLC3a/dP3DU5HDKV+TW0+rS tZj2xDCWUDzvPMTthOh+e2mYdekF48rmtAWPySuxtxeyoSV19bHYL/ponxA47kRLmQb2 sikFT4qPMR19bFK6s+FuW6k3mDosjWYw6vZBXbx5SISu7fXNTWsKdYCgn2naFP1uL054 60w8v5Syyj0eXyZkxbH+yogT8n/hTpUbe3egiyk+Ub8aZTcEaf2JJxoYxw2iog8lGxaF UTKA== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=FKwFTj3x; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=FKwFTj3x; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id w24-20020ab02818000000b007c58feac4f6si229214uap.120.2023.12.07.07.30.18 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:30:18 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=FKwFTj3x; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=FKwFTj3x; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 26A88385E006 for ; Thu, 7 Dec 2023 15:30:18 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR02-DB5-obe.outbound.protection.outlook.com (mail-db5eur02on2042.outbound.protection.outlook.com [40.107.249.42]) by sourceware.org (Postfix) with ESMTPS id CD419386101B for ; Thu, 7 Dec 2023 15:29:17 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org CD419386101B Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org CD419386101B Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.249.42 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962960; cv=pass; b=NtmJiDD5RCpyfeEZdqd7XodNBp4Qel7oCBDuKK5vg251yyph99FlXyLNdUxc/HA/0Ob9/XCCDpPn0itIIai0ctSggjIcSUZ7mTVvM0Ium2cW8/mki4AjsTNI0aGw7WNx6QwBrQmS3V2gXg1SST5V1W8giNq2lQwThtIgrssfz10= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962960; c=relaxed/simple; bh=vN6vspyobjB0P+CmXqbPOsRTMVkbRODPYg99KHcaT/Q=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=HOie39MQAJBEPhHTitY1yoFkbDJwHQf0uDfcb6LrnAtLLJNsQncEmR00rjmsIinDFye56QCwi9CAYjQfkZ1ou7uI7xlqjCJHyK1AHsxtTxei/pcT0H1DSeYUktg/tCLwijFnWtxIncLfs//c7uSlydHUH4KwPg9sbpK2k344u+M= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=nq5pF2KzqUK5fCAhRsx274CI50kKipyI4CtQv4b7wK+O9UAwGK1NsXI1TfXwTq89UFJdqm33bRPo4tM5qwATDfiZaGnBrn5Ih9JFdxjHcjMuIJe5TnzlUOvMZGlNczoyFc4Z+WrZAIbS0DFbLkDa/DjCQz9fFAHFH2qtN/jq75aX8sTWZPgu35UevwSP7sBRUnc2g0W18rCZ3oP7YL9OGAJgeeJsblC2YzdXCzgVxJMOI5v1sbo/BiYwt3TyKVfMV/2lAOVKrwN0AHuJPHmcj1MX3q7OO0VZqK+YxqnUMp0cDNeEiYu3CuzsFX1Au8YnS8VaExyxLlKbma5Udy5+8w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=38es2ew0iNzFD6YOp6ABfMlWfZuOuiRkKqn6ppQq/ck=; b=RrBWBL/tfBtvFiUXrSpe8a1XzOtr5ABfj8dWaQs/KJ0DXVniRKFRcLwpkCqy4Y8FTiYCyfX+8tYXRJQuSpfEMZsFBAHI6iK4pUS6ElpSofZOdnNMqz6I64poCjH7xIy71A5BTKW4Df5xwcU7Si4VnKxC1CyrDvcahotLHBwAvt6FHz2a+Tlz4gW4X80kleV4bloP/REZDl/DMY6lMmVeNQzdkSFQG56fbRubabVK/ElTHbz0rLVO0Vgds+apxuufOFrxf98tHklM5QBwKlbBPA1U6DmC9koHxDEkBU4w7bW/LsNMOXTJiEuQJ5fCB+UXM66oyBzbCVBUYPGBl8Ll9w== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=38es2ew0iNzFD6YOp6ABfMlWfZuOuiRkKqn6ppQq/ck=; b=FKwFTj3xHf7FJGTDucMur9HD3rZmlHaot44DzsIVI/tP3chKJNfJH9MKph7jf6ZbBx0WqDn0tTsPj47Y/jzYDUg8/STV54x4hVGBGbw3jp46Yy029aXhIPbGBHM0kOyfSp8yh7rGlmaKKOOI9I9s4xwZ8LQiNM3bSnzuJDTc/TI= Received: from AM0PR08CA0007.eurprd08.prod.outlook.com (2603:10a6:208:d2::20) by AS2PR08MB9293.eurprd08.prod.outlook.com (2603:10a6:20b:59b::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:29:15 +0000 Received: from AMS0EPF000001A7.eurprd05.prod.outlook.com (2603:10a6:208:d2:cafe::66) by AM0PR08CA0007.outlook.office365.com (2603:10a6:208:d2::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:29:15 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS0EPF000001A7.mail.protection.outlook.com (10.167.16.234) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:29:15 +0000 Received: ("Tessian outbound 26ee1d40577c:v228"); Thu, 07 Dec 2023 15:29:14 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 0efe9091ed42fd92 X-CR-MTA-TID: 64aa7808 Received: from 9d59c811575a.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 763231CE-417C-42CE-95D0-46A46CD18EDE.1; Thu, 07 Dec 2023 15:29:09 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 9d59c811575a.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:29:09 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=gxFJzbACHhLfbFspn42+jGR1H7HAYnLIc1mllBHG+99JrAlc2g2zPEVpKgtIztAymVYl3hs9/Q6EvUlgz+mRruvrQ6hzQz6v+IBk5MOakU+U3gmqr0GFnqPnLzLXV59DzkJ4O0E+bS5vMHWVTpOb1b+24evjODQ3sY7uWom+99gaIahlb0ZMG9jOwZp22etq+d5ZXGLcP066LlvQ2AO/iohBCuSplZkt1iCkkoqUxIZZqb84KIth6X+4E2BHEwsNJfpxhUTM41isw/FT6Ef8i2cx7DxBITFRz3HqGicRIKRO2zmRH2lS+0HP+RYsLiyi8y6eUV4fFJ90RaVst00ctw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=38es2ew0iNzFD6YOp6ABfMlWfZuOuiRkKqn6ppQq/ck=; b=MeKeSyR+8Tob3DiODVe0VuvYMsPJ99CBN2PIuTKlaYp8e8wkQYdTBCA0OXBUdh7HnKfo3Y5/fgDuySwJQZh3RVfgPoqxjCjW4TYbEiaz6FD/1Xg6b90Y0hkMKJ61/gKcAg/i63ORkbAFzEmofK8I8I4CLjMl8N5YiRVTAUnfTL3vUAbHLD6wTv4weVlzFG5Gf/8sz1UOWilO1tEaJJ5HkpH6QpRqYoG0/lWcrJnUAbzyZi7xJGC+ew5eFGkeDOe4EXkNWf1hotv5IMcAnizn/pCfgVxsOBd/lp6aPNDae395ofunU0XRlh/KFKlENCkqrahBxA1V1M7tp+aNvJ50Lg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=38es2ew0iNzFD6YOp6ABfMlWfZuOuiRkKqn6ppQq/ck=; b=FKwFTj3xHf7FJGTDucMur9HD3rZmlHaot44DzsIVI/tP3chKJNfJH9MKph7jf6ZbBx0WqDn0tTsPj47Y/jzYDUg8/STV54x4hVGBGbw3jp46Yy029aXhIPbGBHM0kOyfSp8yh7rGlmaKKOOI9I9s4xwZ8LQiNM3bSnzuJDTc/TI= Received: from AS9PR06CA0489.eurprd06.prod.outlook.com (2603:10a6:20b:49b::13) by PA4PR08MB5952.eurprd08.prod.outlook.com (2603:10a6:102:e9::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:28:58 +0000 Received: from AMS1EPF0000004B.eurprd04.prod.outlook.com (2603:10a6:20b:49b:cafe::3b) by AS9PR06CA0489.outlook.office365.com (2603:10a6:20b:49b::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.32 via Frontend Transport; Thu, 7 Dec 2023 15:28:58 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AMS1EPF0000004B.mail.protection.outlook.com (10.167.16.136) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:28:58 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:28:56 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:28:56 +0000 From: To: CC: Subject: [PATCH v2 3/3] [GCC] arm: vst1_types_x4 ACLE intrinsics Date: Thu, 7 Dec 2023 15:28:44 +0000 Message-ID: <20231207152844.2255-4-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152844.2255-1-Ezra.Sitorus@arm.com> References: <20231207152844.2255-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AMS1EPF0000004B:EE_|PA4PR08MB5952:EE_|AMS0EPF000001A7:EE_|AS2PR08MB9293:EE_ X-MS-Office365-Filtering-Correlation-Id: 7b89e387-2233-42e2-041a-08dbf7394559 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: rZ7oxYA5uHT72aeqlcA8MSWfUM9mCajsMniY3efaZvbsFQrwvs9TZCp/UPS3klEm5qUhmnGgRNsglYsB6vakVSHqu2vsXL/zQH3sg23SxqvIneEOzqcoy7kytE3dz60ySuJySIzJO4ClVzVwO5srRpods83h9TKrEOcLW12JjvQGWA0/021bw2Cr0gvZQdG65qErN32F2Qo8yCE8VCxd2/xaTpt2Q1iXycTWFse+cFVQEim6ttIKulyiPTMGa3zATSmACoD/5bOmNZDvDIj+au45J67pjM4ZWOIH2aiVL4wGe5wDO9w7bEeuxjwuLvMnlRn1+RoE0O/A/X6OmYO5FFFKFDlt6we0JDPrRKC5jYrIQs7nh7nAHbtj4igSb6oLk0lzk6DrZfxxsOdc3+AYSjAvplzCzs/CWI9wzSWbw7Hca2QiJyrfVxGkpIRcrl/6BzXdjlS1SDZMNIXVzysmND/ZvjWXVXlSE3YJBJ+x2+lf3LVb2sUGak8nrPTpkOEZGA3sRpDUa1cTnmoDhIBaVpQ7m9PpU7v5nM4kmyQEUBJ/FbpEm5a0ejV5oWwE7FPDLpzmRReOsU44fXG3pxiIcRpZ94IpYA/gth8/ps7KGgQDFn05DCHj02NVJe+IXrAyF5Re2XIdUbkI8aPHHPF1EzuIe1t4prKPeTC/bfJuehgmHysyr6BWH/ZstfwvqHsacXK4WStFjtWkHgecdbZPdCh75oRxho7pSxgjuu4z9rq0t5/Hi4QmRLvnvMoz2OPXlt7DgiEWjaWnec+k1ARirIdO/i51Ume7QtyK38amf7A= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(376002)(39860400002)(346002)(136003)(396003)(230922051799003)(64100799003)(451199024)(82310400011)(1800799012)(186009)(46966006)(40470700004)(36840700001)(7696005)(83380400001)(426003)(40460700003)(6666004)(1076003)(2616005)(336012)(26005)(316002)(70206006)(70586007)(6916009)(84970400001)(40480700001)(5660300002)(30864003)(4326008)(2906002)(86362001)(2876002)(8936002)(8676002)(36756003)(41300700001)(966005)(82740400003)(81166007)(356005)(478600001)(36860700001)(47076005)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB5952 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF000001A7.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 458d6213-3394-44e5-5342-08dbf7393b54 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: SdCOmgZU4AM995Wka30wx1zsdzv7u1hU2mUTtDp9UJD/b3Cwl/W3ZroIGxSYF9PVOrYmuRJ3yI09cts9akGRYXiKFaSRczk7MmrxLg24CjynPn3I86DrpjmUqBLxu6jfunzupVcdieTfVX6IPPD6/UmNhyi6Ob5rVLHr8CjKKfzKNYJfeC7f6hFz0MCgQLKweOF75R/nzfER1QYeDwGryP1B3p9hZ4348jznMzYaGTuf9xMJv2JJR7pR4gUnCyr6d0K7+YOe9lyfcNryU/Vgr2754r6IoTxKI5boutxWhqg9lUTKMCuTZv3sVH1NbuPdoE/+TB4G7EmQryS1vTIDtWz0JcypibX09O9FofSKGVQbk+YamEi/+0zRaEYoD/PhqH8n4aGz5opqNDrrkrzPMvRpoIVDPqAABLCKUDjWbcaE5sXI52RErm50a/+X/DIyzOMUzksi60WSvhno2GdcA3S+SoK8ePvOaF1ApoSrR+YTCZc/8j21Bmhgc+ah7NAkmxGUCuyccC48mItwNxd0YXsPo5RS8CXsm5oJcLhzyzVCEENAkMQoey9KGZirkCRlQJy4MRE42W5dYzTqzXc343LSipAsgwZXtjC47VFWa+gTDR/NKIBT35ff2yBTDS7uCnBcfzV67jBmMopVOakC7CWHlNQ/Vuq6WQnqSsfKVxUPFvnajD9/OJI/Z9Zjyde+xv5k06RvDq7Ck2GcClgKrs7sKdI5Eh+XT6TXe09X0plYqksAySTaV3Vl/ScjHVoRwqDJTz5KdhqItWrE5+zaxg== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(39860400002)(346002)(136003)(376002)(230922051799003)(64100799003)(451199024)(186009)(82310400011)(1800799012)(36840700001)(40470700004)(46966006)(2616005)(36756003)(26005)(41300700001)(1076003)(47076005)(81166007)(7696005)(40460700003)(36860700001)(82740400003)(83380400001)(426003)(336012)(70206006)(316002)(6916009)(70586007)(86362001)(478600001)(8676002)(8936002)(5660300002)(966005)(4326008)(40480700001)(84970400001)(2906002)(6666004)(30864003)(2876002); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:29:15.1090 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7b89e387-2233-42e2-041a-08dbf7394559 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF000001A7.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9293 X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637574505067352 X-GMAIL-MSGID: 1784637574505067352 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1 intrinsic for the arm port. This patch adds the _x4 variants of the vst1 intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1_u8_x4, vst1_u16_x4, vst1_u32_x4, vst1_u64_x4): New. (vst1_s8_x4, vst1_s16_x4, vst1_s32_x4, vst1_s64_x4): New. (vst1_f16_x4, vst1_f32_x4): New. (vst1_p8_x4, vst1_p16_x4, vst1_p64_x4): New. (vst1_bf16_x4): New. * config/arm/arm_neon_builtins.def (vst1_x4): New entries. * config/arm/neon.md (vst1_x4): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1_base_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_bf16_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_fp16_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_p64_xN_1.c: Add new test. --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 10 ++ .../gcc.target/arm/simd/vst1_base_xN_1.c | 62 +++++++++- .../gcc.target/arm/simd/vst1_bf16_xN_1.c | 6 +- .../gcc.target/arm/simd/vst1_fp16_xN_1.c | 7 +- .../gcc.target/arm/simd/vst1_p64_xN_1.c | 7 +- 7 files changed, 200 insertions(+), 7 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index e76be3516d9..c9bdda39663 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11258,6 +11258,14 @@ vst1_p64_x3 (poly64_t * __a, poly64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p64_x4 (poly64_t * __a, poly64x1x4_t __b) +{ + union { poly64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11351,6 +11359,38 @@ vst1_s64_x3 (int64_t * __a, int64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s8_x4 (int8_t * __a, int8x8x4_t __b) +{ + union { int8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s16_x4 (int16_t * __a, int16x4x4_t __b) +{ + union { int16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s32_x4 (int32_t * __a, int32x2x4_t __b) +{ + union { int32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s64_x4 (int64_t * __a, int64x1x4_t __b) +{ + union { int64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4di ((__builtin_neon_di *) __a, __bu.__o); +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11403,6 +11443,24 @@ vst1_f32_x3 (float32_t * __a, float32x2x3_t __b) __builtin_neon_vst1_x3v2sf ((__builtin_neon_sf *) __a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f16_x4 (float16_t * __a, float16x4x4_t __b) +{ + union { float16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f32_x4 (float32_t * __a, float32x2x4_t __b) +{ + union { float32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2sf ((__builtin_neon_sf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_u8 (uint8_t * __a, uint8x8_t __b) @@ -11495,6 +11553,38 @@ vst1_u64_x3 (uint64_t * __a, uint64x1x3_t __b) __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u8_x4 (uint8_t * __a, uint8x8x4_t __b) +{ + union { uint8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u16_x4 (uint16_t * __a, uint16x4x4_t __b) +{ + union { uint16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u32_x4 (uint32_t * __a, uint32x2x4_t __b) +{ + union { uint32x2x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u64_x4 (uint64_t * __a, uint64x1x4_t __b) +{ + union { uint64x1x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_p8 (poly8_t * __a, poly8x8_t __b) @@ -11541,6 +11631,22 @@ vst1_p16_x3 (poly16_t * __a, poly16x4x3_t __b) __builtin_neon_vst1_x3v4hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p8_x4 (poly8_t * __a, poly8x8x4_t __b) +{ + union { poly8x8x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p16_x4 (poly16_t * __a, poly16x4x4_t __b) +{ + union { poly16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + #pragma GCC push_options #pragma GCC target ("fpu=crypto-neon-fp-armv8") __extension__ extern __inline void @@ -20298,6 +20404,14 @@ vst1_bf16_x3 (bfloat16_t * __a, bfloat16x4x3_t __b) __builtin_neon_vst1_x3v4bf ((__builtin_neon_bf *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_bf16_x4 (bfloat16_t * __a, bfloat16x4x4_t __b) +{ + union { bfloat16x4x4_t __i; __builtin_neon_oi __o; } __bu = { __b }; + __builtin_neon_vst1_x4v4bf ((__builtin_neon_bf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_bf16 (bfloat16_t * __a, bfloat16x8_t __b) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 8b104b1a700..a4056ec24d9 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -313,6 +313,7 @@ VAR14 (STORE1, vst1, v4bf, v8bf) VAR7 (STORE1, vst1_x2, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1_x4, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR13 (LOAD1, vld2, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 5185434d6d9..dfbaf5a6dc6 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5145,6 +5145,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_3reg")] ) +(define_insn "neon_vst1_x4" + [(set (match_operand:OI 0 "neon_struct_operand" "=Um") + (unspec:OI [(match_operand:OI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1))] + "TARGET_NEON" + "vst1.\t%h1, %A0" + [(set_attr "type" "neon_store1_4reg")] +) + (define_insn "neon_vst1" [(set (match_operand:VDQX 0 "neon_struct_operand" "=Um") (unspec:VDQX [(match_operand:VDQX 1 "s_register_operand" "w")] diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c index 5f820a6a496..04ca6583552 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c @@ -115,8 +115,62 @@ void test_vst1_p16_x3 (poly16_t * ptr, poly16x4x3_t val) vst1_p16_x3 (ptr, val); } +void test_vst1_u8_x4 (uint8_t * ptr, uint8x8x4_t val) +{ + vst1_u8_x4 (ptr, val); +} + +void test_vst1_u16_x4 (uint16_t * ptr, uint16x4x4_t val) +{ + vst1_u16_x4 (ptr, val); +} + +void test_vst1_u32_x4 (uint32_t * ptr, uint32x2x4_t val) +{ + vst1_u32_x4 (ptr, val); +} + +void test_vst1_u64_x4 (uint64_t * ptr, uint64x1x4_t val) +{ + vst1_u64_x4 (ptr, val); +} + +void test_vst1_s8_x4 (int8_t * ptr, int8x8x4_t val) +{ + vst1_s8_x4 (ptr, val); +} + +void test_vst1_s16_x4 (int16_t * ptr, int16x4x4_t val) +{ + vst1_s16_x4 (ptr, val); +} + +void test_vst1_s32_x4 (int32_t * ptr, int32x2x4_t val) +{ + vst1_s32_x4 (ptr, val); +} + +void test_vst1_s64_x4 (int64_t * ptr, int64x1x4_t val) +{ + vst1_s64_x4 (ptr, val); +} + +void test_vst1_f32_x4 (float32_t * ptr, float32x2x4_t val) +{ + vst1_f32_x4 (ptr, val); +} + +void test_vst1_p8_x4 (poly8_t * ptr, poly8x8x4_t val) +{ + vst1_p8_x4 (ptr, val); +} + +void test_vst1_p16_x4 (poly16_t * ptr, poly16x4x4_t val) +{ + vst1_p16_x4 (ptr, val); +} -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 9 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 6 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c index a3a00ead468..d919c7d060d 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c @@ -15,4 +15,8 @@ void test_vst1_bf16_x3 (bfloat16_t * ptr, bfloat16x4x3_t val) vst1_bf16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +void test_vst1_bf16_x4 (bfloat16_t * ptr, bfloat16x4x4_t val) +{ + vst1_bf16_x4 (ptr, val); +} +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c index 0a6863e24c6..3d1d1eb7ad1 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c @@ -15,4 +15,9 @@ void test_vst1_f16_x3 (float16_t * ptr, float16x4x3_t val) vst1_f16_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +void test_vst1_f16_x4 (float16_t * ptr, float16x4x4_t val) +{ + vst1_f16_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c index 5dbd6049bc9..62912143481 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c @@ -15,4 +15,9 @@ void test_vst1_p64_x3 (poly64_t * ptr, poly64x1x3_t val) vst1_p64_x3 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ \ No newline at end of file +void test_vst1_p64_x4 (poly64_t * ptr, poly64x1x4_t val) +{ + vst1_p64_x4 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 3 } } */ \ No newline at end of file