From patchwork Thu Dec 7 15:28:43 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175208 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4860961vqy; Thu, 7 Dec 2023 07:29:45 -0800 (PST) X-Google-Smtp-Source: AGHT+IH0X6X8WzXUlHr+l2UVinZ7xqB+X5YUU28dZHQt9HgYs/rd+qo70sDO2NqwxsiiyMRDx53M X-Received: by 2002:a05:690c:3387:b0:595:8e80:30ef with SMTP id fl7-20020a05690c338700b005958e8030efmr2806009ywb.51.1701962985599; Thu, 07 Dec 2023 07:29:45 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962985; cv=pass; d=google.com; s=arc-20160816; b=UwBhuJa+iZDA6TC/0yO+cayqLKUvXn9QYmt7hEHQy/gfuXbXcB+FbY1WCg2rdKF/oo Vwm0kYEx7mA1S5npo6V1qBsIUeMn5Rquqs3qFlseb970YQCKcsCndbEeiuqDuy5g76Li jOl8V7YUiNcwBdK4vlUg9SFHt0RyUzp1A9pOL2xnssTAh5PBcHw1Q0MrGjc8L2rNLi3L pxGcan/mCY5jCkCEJySBR9W+mUJEe2GyhBLI0//LlRrwLRgYI3E6RBVM++nclVWIkGbD eE5up6iIaZPxVvcvmZYfxj3cmNjOzQhDYpzyZnGPQNruHJlM9NHlmZ0eBRcr5C111NcL wSaA== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=R5MmllK9T9cUSeqJR6RbY/kkJDjl/O3ldIMqFYumgPY=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=krwk+pGn8BxpURr0Usndjix1IwfZ5J18DNAfQmlrpjETAWcMYMtCxm4DsoK8G/mdta oAJGFzpqaKe9IbmUMR0DT+m2X13cpHXlCyYEtIJfH/TFGgX6Nh/tYP0/7/1ONZunqbog JwEzwWURfcOC/+aW3ZjrwVdfE+tkq4VPeKObAGhXyztcSnQFJaxLoBy0ar7zBZSNm7GJ unzSUDoXkVs0lyl+geZYjFRHsx2wJsqxGxyCnGrKaU9P9V+y+ifm8KYuM9Wwr7PDtOqp TVGcoJ/KJgI4avgFVZVvqbV79/xuGIgvSLes+hJ4JJRrmVsm/Dn1WHmYM621rz2JzLZw uRbg== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P8KJNDeq; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P8KJNDeq; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id k12-20020ab0734c000000b007c586c527f4si223499uap.76.2023.12.07.07.29.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:29:45 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P8KJNDeq; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=P8KJNDeq; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1C9BC3860C2C for ; Thu, 7 Dec 2023 15:29:38 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-db5eur01on2045.outbound.protection.outlook.com [40.107.15.45]) by sourceware.org (Postfix) with ESMTPS id 68AFE385E010 for ; Thu, 7 Dec 2023 15:29:10 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 68AFE385E010 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 68AFE385E010 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.15.45 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962952; cv=pass; b=ux5MyLS/eMtwG0JrjqZ/6knKuKk8KIB5aKwNKQw89Zc/2jTCgTvUZ8kCoo6uhLcQQLJFo36OEysGPCY2lg32AatMVvhC5Kp8z+ZEz5IaXOSLi7VwDu6EfalBISnG8/TDUPjZeZHSgkta3WJ9/EIcN3zP0NriCPS6/HGpICI+TWg= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962952; c=relaxed/simple; bh=wgkNGZ1ZSME/m128Inh/s96yd/kAIo8rXgwMiCGHmp4=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=E6GpfkVMqiJmllCUVsC2r273rmyJfnj2OEXh0Ngn8qE9wRqM/vClLqH2g9WJxnXhNp/yzRaSYjmC/yxI7jr8M/X5iP7btkSiDcfTCYTk0p9xzWTKU5qx67Y/hZxFHU+qYNvV5GS4wHwcrZkiwbwMcsDGnZ4Bbyw6zkVKPnbFa58= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=L+E2aYvFu7wigVWBCmQMC2Xe5qLBt3rOOl40vEcWCqzat7U515lJe7iRs6Kyys04I5CFL8zMKgWJ8lrtHJo8HNs+KdvvCTrQ9pEJbHTPtNUGKu/tpwYAhZO9TABK11DxUxYZItdYTW/xVEciZ/TettG6fSRXlvHYycxMSp6c5y4g472nwrz5ki9O1TwKMfMoYEPr3HaN+dtjdh8mqDUUauqbpLlnLqiJvpdxEZjZ5cetk+2u8x1Ostno2tbG1GFpXb4Qgkr5Lq9GeWM7sEjaYNZi7in44kn5iolJR4SEehL8iUiB9MCVyIDADeKQN+WNgA+sMe6Rcpf2A9dYWPRz/w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=R5MmllK9T9cUSeqJR6RbY/kkJDjl/O3ldIMqFYumgPY=; b=ZBHxwYNuR16/keb+VB4VYy0KGarlYlO1w3tdDec/je4m2dOydArnAsabsSytyz+bSc4TEvZR406zezTgdFsCRluWGJM7ZCpH5SHA8s8o5I07FN0AZW0NuvTo3tOdQF9a9hWf0WP6+SEqtE8QoHtiH1uhJahbeHHGOKy+vDO+8DZ7HynD+MuLoGKlvJ99j3j/SlmKr1xo91S01JGKUXif51G4UWbea0a0Ac/qxPEl/Agtf/2fQWvb+wsRim0DeIV8boAOTTQkAc+gUuXvY09gEp8I46FJeJ/IW2LqzceHSWmDfa65/igaQMD99YMY6Yxe7UNkf5uB1hfmx1wuEYkE1A== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R5MmllK9T9cUSeqJR6RbY/kkJDjl/O3ldIMqFYumgPY=; b=P8KJNDeqvNmhSXoAr/R9GQNfqFbD/wldZi5h6IuzxbNiwb2HlMXIQ6G18hUmO3nBOtpp2jU78IsP1o587XoQCqhTszqK17yYZGy6xOS+ZbZiYx5/69upFrSgE/PbGAms5o1oKIGw7aimv734QogZK0beizEVWMR+l7IDf9zpg18= Received: from AS8P250CA0022.EURP250.PROD.OUTLOOK.COM (2603:10a6:20b:330::27) by DBBPR08MB10484.eurprd08.prod.outlook.com (2603:10a6:10:53a::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:29:07 +0000 Received: from AM4PEPF00027A60.eurprd04.prod.outlook.com (2603:10a6:20b:330:cafe::52) by AS8P250CA0022.outlook.office365.com (2603:10a6:20b:330::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:29:07 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00027A60.mail.protection.outlook.com (10.167.16.68) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:29:07 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Thu, 07 Dec 2023 15:29:06 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 456ad85291b44c31 X-CR-MTA-TID: 64aa7808 Received: from b552779dac64.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id DB907A53-9045-47DB-8449-37E1DD304F2D.1; Thu, 07 Dec 2023 15:29:00 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id b552779dac64.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:29:00 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=jYK7i8GR1fDP5hpRAp9bsz3hgbxJAhU9d7226+84NZS1j0zhb1u4UDs4nWqGSd06iXHYLEYaUyww65aTCUkdYzHt46NwB/8Ty21NSQtE2WMF4wijeqfL68lEjUnp3iPMyjm8ltUld8l3JkEmfAztYvkcAQ7UQYoKvMjDJRI2jQhpjR1PsStJoZUIYQUxRrTN52TUbZTNkK7Ao0beW+i/ohYkHk/k9X4hUWZM2Tz9cnRoYzbxiWR4t17F88dcmo7QXVNd56fLR+EGU72pJ6rFG2fOSYs23aHqLfFFEz7nt/XVBpFPqy6/v71AqzMhBj4vply9msBsLf2tB5vcnPR5Qw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=R5MmllK9T9cUSeqJR6RbY/kkJDjl/O3ldIMqFYumgPY=; b=KzxLKdSoq0JZPWS4veIXXknp1aPgPMdCtLqW4cFAmWnTkV/mGnqLevw47L3ALVzIUymJOA1UwV/9wOfYLQ0h1ZM25eIcLJELynOoS3aGPcbG7Bm1XqjqYJPPfi4fD3crXigbSvEXiHbNXCETUKJ5hP/kCOQTc+EHri6b4l8/bLM841nR8JgADBTh72pWMeweaV7cazIgUpbhkwra/EvuwvjS00W/GKEN4Xmy0lLXMG88ETC0zk0t7aFschsOMoF/xtmrpxkA4lDFkX5rLInEsXiqTrKcTnmry3vIOeka+lgv2+wG3URDjiIZuyLnMZ9R9O4VkgvX3bZg+vy2DZt30w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R5MmllK9T9cUSeqJR6RbY/kkJDjl/O3ldIMqFYumgPY=; b=P8KJNDeqvNmhSXoAr/R9GQNfqFbD/wldZi5h6IuzxbNiwb2HlMXIQ6G18hUmO3nBOtpp2jU78IsP1o587XoQCqhTszqK17yYZGy6xOS+ZbZiYx5/69upFrSgE/PbGAms5o1oKIGw7aimv734QogZK0beizEVWMR+l7IDf9zpg18= Received: from AS9PR06CA0488.eurprd06.prod.outlook.com (2603:10a6:20b:49b::14) by DBBPR08MB6058.eurprd08.prod.outlook.com (2603:10a6:10:201::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.26; Thu, 7 Dec 2023 15:28:57 +0000 Received: from AMS1EPF0000004B.eurprd04.prod.outlook.com (2603:10a6:20b:49b:cafe::2) by AS9PR06CA0488.outlook.office365.com (2603:10a6:20b:49b::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.33 via Frontend Transport; Thu, 7 Dec 2023 15:28:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AMS1EPF0000004B.mail.protection.outlook.com (10.167.16.136) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:28:57 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:28:56 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:28:55 +0000 From: To: CC: Subject: [PATCH v2 2/3] [GCC] arm: vst1_types_x3 ACLE intrinsics Date: Thu, 7 Dec 2023 15:28:43 +0000 Message-ID: <20231207152844.2255-3-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152844.2255-1-Ezra.Sitorus@arm.com> References: <20231207152844.2255-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AMS1EPF0000004B:EE_|DBBPR08MB6058:EE_|AM4PEPF00027A60:EE_|DBBPR08MB10484:EE_ X-MS-Office365-Filtering-Correlation-Id: 98e6ee7a-5f2c-4bab-30c7-08dbf739408c x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: ZvVrjER2ivNQlpQxrshAtYcTqc9uONZYL2fXrAwr33ruUWbSi1p4RsaenErDlcIJXUFQRntLYJpjVFxhKdYJhjkMYpHHBcB62+v2Fkdzl0aMqWnRpu6m/gdbG99GXuzR2Qx86fW9D812GFWjuuCRL7NTwunPlhMkYi3ARZkGP8bzB5NoPAnziSULEW+dFmE0qTQ6aVpUIHuWJkJcWfXiRKL7/wyzCDD16vZa6Nuc2zUVmAVY+9pQXsdLvrXYpnElUz/grcPn5huDl2r1y1DYAc3e6FfVSMRqyGuIt1H/4Xaa2gpYrvCk2oTQkhcxWmCbNsK+MGvU0zQt5m+h+daOzDuMVXa0/RfqnqVHZ7WtxMbvlKoUgFdzkfiqsIocek6K+Mgf1z2RVWBwGjG9jyHY+hb2T1Lya3CRqf/TTTU2Jt0UpQxmeaCeMYeq6u+DFGJtyqJ6lQ4VQyys0L4uJtyn2yuqKEPYs+5AheYYEBxLhkQ6w0aUxfxbYBBGs6WzYRNznQ97JFetoZ8ocm1cHmYO4URU4Yx9uO77Y+AbZQVDdp/iJOuacs9cAVnrtpAFWm1NXvhUQLE4h5s6g4635IeAhWhGajSr5dk8o2cotqqTRCUd00LdZfP0EtmXjAR5ahY4MQ6cWUdfi0RM3w5EX9ylmEYP3ELcEc66vV/1CFgNBxxLh7ZTRN3g+IysKf8LiKxM/XLaeZCNgY35i33O/QGP88djToThg6NnxCyzaUk4RhrdyNDC2DXKv+q7WNS5+z9/nZjt3L1DCUQEaOenECfJJYCO8WKwI+uQ9HxrJYj3n5Y= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(376002)(136003)(346002)(39860400002)(396003)(230922051799003)(186009)(1800799012)(451199024)(64100799003)(82310400011)(46966006)(36840700001)(40470700004)(47076005)(82740400003)(40460700003)(36860700001)(83380400001)(41300700001)(36756003)(26005)(336012)(426003)(6666004)(6916009)(8676002)(316002)(8936002)(7696005)(966005)(4326008)(86362001)(70586007)(70206006)(478600001)(1076003)(2906002)(30864003)(5660300002)(2876002)(2616005)(81166007)(356005)(84970400001)(40480700001)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR08MB6058 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A60.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: c4caaee4-defd-4eaa-44a2-08dbf7393ae4 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 0ae9y2T1uJptwFDuItQ8YD6qTmcLHhIMpK6yqrJnfDY/jvR41aFPAgrj7odtSxwN8G2iQoMet2COF6RespzNSHHO6brZgt5taYqhTmOWu2No3ru/h2kOCR0drCFX5KMeBHkaI8ubnOrm0wIlI03+KdtGCkDbBMZ6CsPrk6pZhpHhn+9YM/326s7H5qUv2mI31HK46Aw8IQIbU/fqToSZ/CeS702O+wIpR2HttVeryhpSHA0kvYCz+VZ+sDpQMEpQGaIZsTzHA7SQCokDffngP3WjBi/GDmf1OMkXad7fIWqecK/VDZMsBK5zyBI9E7624UcAmD1L4fQyFI5TVMyQxH58xycTEur+9I2t8X6gZ5ja0pKBW5aqbUt5NoBNMGzUM13HkW7Jq8lhVu0nK1vEP9LPlM2JGHxBABNsx+016xN9s+SRC8eSzODV/8Gns8XT75RjX/p+vsOM1gE4CEqGbsB6UGqaW1v8QFkGNvZ8q9tzoeWw2R3nCd/U/cvu82YGuA1kk27MVuXbCd8xXZ748li/JuFQL+gFZi9m1+pGjbS9lsKDpM2m7EJNlxRnTgj8FHQsB4/NJUGX5RtfnvOe+BRC/QmfAQ3ohRaTDlZTh4QtUzGiVQqiGaxHhH7lXBY5QW2LLMS+Bs1MY27QC1pb+aia6qsIQEEV+lBhFgOvxKFPv0SPnvTOYtrtNYCizDm1Z76iXJLyb5ftmzFKENIXAxbwmatpJ3OWDVRH7GztvOHd24Lzu22hcTWSBkhNOQFFsl0B0QoL3WK0sK0k3cfi6w== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(136003)(376002)(39860400002)(346002)(396003)(230922051799003)(186009)(1800799012)(451199024)(82310400011)(64100799003)(36840700001)(46966006)(40470700004)(41300700001)(36756003)(5660300002)(40460700003)(2906002)(30864003)(2876002)(426003)(36860700001)(6666004)(83380400001)(7696005)(966005)(478600001)(47076005)(82740400003)(8936002)(4326008)(8676002)(1076003)(2616005)(84970400001)(26005)(336012)(86362001)(40480700001)(6916009)(81166007)(316002)(70586007)(70206006); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:29:07.0402 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 98e6ee7a-5f2c-4bab-30c7-08dbf739408c X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A60.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBBPR08MB10484 X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637539514296930 X-GMAIL-MSGID: 1784637539514296930 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vst1 intrinsic for the arm port. This patch adds the _x3 variants of the vst1 intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vst1_u8_x3, vst1_u16_x3, vst1_u32_x3, vst1_u64_x3): New. (vst1_s8_x3, vst1_s16_x3, vst1_s32_x3, vst1_s64_x3): New. (vst1_f16_x3, vst1_f32_x3): New. (vst1_p8_x3, vst1_p16_x3, vst1_p64_x3): New. (vst1_bf16_x3): New. * config/arm/arm_neon_builtins.def (vst1_x3): New entries. * config/arm/neon.md (vst1_x3): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vst1_base_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_bf16_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_fp16_xN_1.c: Add new test. * gcc.target/arm/simd/vst1_p64_xN_1.c: Add new test. --- gcc/config/arm/arm_neon.h | 114 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 10 ++ .../gcc.target/arm/simd/vst1_base_xN_1.c | 63 +++++++++- .../gcc.target/arm/simd/vst1_bf16_xN_1.c | 7 +- .../gcc.target/arm/simd/vst1_fp16_xN_1.c | 7 +- .../gcc.target/arm/simd/vst1_p64_xN_1.c | 7 +- 7 files changed, 202 insertions(+), 7 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 60f1077752c..e76be3516d9 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -11250,6 +11250,14 @@ vst1_p64_x2 (poly64_t * __a, poly64x1x2_t __b) __builtin_neon_vst1_x2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p64_x3 (poly64_t * __a, poly64x1x3_t __b) +{ + union { poly64x1x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); +} + #pragma GCC pop_options __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11311,6 +11319,38 @@ vst1_s64_x2 (int64_t * __a, int64x1x2_t __b) __builtin_neon_vst1_x2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s8_x3 (int8_t * __a, int8x8x3_t __b) +{ + union { int8x8x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s16_x3 (int16_t * __a, int16x4x3_t __b) +{ + union { int16x4x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s32_x3 (int32_t * __a, int32x2x3_t __b) +{ + union { int32x2x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_s64_x3 (int64_t * __a, int64x1x3_t __b) +{ + union { int64x1x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -11345,6 +11385,24 @@ vst1_f32_x2 (float32_t * __a, float32x2x2_t __b) __builtin_neon_vst1_x2v2sf ((__builtin_neon_sf *) __a, __bu.__o); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f16_x3 (float16_t * __a, float16x4x3_t __b) +{ + union { float16x4x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v4hf (__a, __bu.__o); +} +#endif + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_f32_x3 (float32_t * __a, float32x2x3_t __b) +{ + union { float32x2x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v2sf ((__builtin_neon_sf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_u8 (uint8_t * __a, uint8x8_t __b) @@ -11405,6 +11463,38 @@ vst1_u64_x2 (uint64_t * __a, uint64x1x2_t __b) __builtin_neon_vst1_x2di ((__builtin_neon_di *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u8_x3 (uint8_t * __a, uint8x8x3_t __b) +{ + union { uint8x8x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u16_x3 (uint16_t * __a, uint16x4x3_t __b) +{ + union { uint16x4x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u32_x3 (uint32_t * __a, uint32x2x3_t __b) +{ + union { uint32x2x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v2si ((__builtin_neon_si *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_u64_x3 (uint64_t * __a, uint64x1x3_t __b) +{ + union { uint64x1x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3di ((__builtin_neon_di *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1_p8 (poly8_t * __a, poly8x8_t __b) @@ -11435,6 +11525,22 @@ vst1_p16_x2 (poly16_t * __a, poly16x4x2_t __b) __builtin_neon_vst1_x2v4hi ((__builtin_neon_hi *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p8_x3 (poly8_t * __a, poly8x8x3_t __b) +{ + union { poly8x8x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v8qi ((__builtin_neon_qi *) __a, __bu.__o); +} + +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_p16_x3 (poly16_t * __a, poly16x4x3_t __b) +{ + union { poly16x4x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v4hi ((__builtin_neon_hi *) __a, __bu.__o); +} + #pragma GCC push_options #pragma GCC target ("fpu=crypto-neon-fp-armv8") __extension__ extern __inline void @@ -20184,6 +20290,14 @@ vst1_bf16_x2 (bfloat16_t * __a, bfloat16x4x2_t __b) __builtin_neon_vst1_x2v4bf ((__builtin_neon_bf *) __a, __bu.__o); } +__extension__ extern __inline void +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vst1_bf16_x3 (bfloat16_t * __a, bfloat16x4x3_t __b) +{ + union { bfloat16x4x3_t __i; __builtin_neon_ei __o; } __bu = { __b }; + __builtin_neon_vst1_x3v4bf ((__builtin_neon_bf *) __a, __bu.__o); +} + __extension__ extern __inline void __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vst1q_bf16 (bfloat16_t * __a, bfloat16x8_t __b) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 6f16bf0863c..8b104b1a700 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -312,6 +312,7 @@ VAR14 (STORE1, vst1, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR7 (STORE1, vst1_x2, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) +VAR7 (STORE1, vst1_x3, v8qi, v4hi, v2si, di, v4hf, v2sf, v4bf) VAR14 (STORE1LANE, vst1_lane, v8qi, v4hi, v4hf, v2si, v2sf, di, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR13 (LOAD1, vld2, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 2a7286dee52..5185434d6d9 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -5135,6 +5135,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_store1_2reg")] ) +(define_insn "neon_vst1_x3" + [(set (match_operand:EI 0 "neon_struct_operand" "=Um") + (unspec:EI [(match_operand:EI 1 "s_register_operand" "w") + (unspec:VDQX [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VST1))] + "TARGET_NEON" + "vst1.\t%h1, %A0" + [(set_attr "type" "neon_store1_3reg")] +) + (define_insn "neon_vst1" [(set (match_operand:VDQX 0 "neon_struct_operand" "=Um") (unspec:VDQX [(match_operand:VDQX 1 "s_register_operand" "w")] diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c index 575897fa422..5f820a6a496 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_base_xN_1.c @@ -60,8 +60,63 @@ void test_vst1_p16_x2 (poly16_t * ptr, poly16x4x2_t val) vst1_p16_x2 (ptr, val); } +void test_vst1_u8_x3 (uint8_t * ptr, uint8x8x3_t val) +{ + vst1_u8_x3 (ptr, val); +} + +void test_vst1_u16_x3 (uint16_t * ptr, uint16x4x3_t val) +{ + vst1_u16_x3 (ptr, val); +} + +void test_vst1_u32_x3 (uint32_t * ptr, uint32x2x3_t val) +{ + vst1_u32_x3 (ptr, val); +} + +void test_vst1_u64_x3 (uint64_t * ptr, uint64x1x3_t val) +{ + vst1_u64_x3 (ptr, val); +} + +void test_vst1_s8_x3 (int8_t * ptr, int8x8x3_t val) +{ + vst1_s8_x3 (ptr, val); +} + +void test_vst1_s16_x3 (int16_t * ptr, int16x4x3_t val) +{ + vst1_s16_x3 (ptr, val); +} + +void test_vst1_s32_x3 (int32_t * ptr, int32x2x3_t val) +{ + vst1_s32_x3 (ptr, val); +} + +void test_vst1_s64_x3 (int64_t * ptr, int64x1x3_t val) +{ + vst1_s64_x3 (ptr, val); +} + +void test_vst1_f32_x3 (float32_t * ptr, float32x2x3_t val) +{ + vst1_f32_x3 (ptr, val); +} + +void test_vst1_p8_x3 (poly8_t * ptr, poly8x8x3_t val) +{ + vst1_p8_x3 (ptr, val); +} + +void test_vst1_p16_x3 (poly16_t * ptr, poly16x4x3_t val) +{ + vst1_p16_x3 (ptr, val); +} + -/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vst1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c index 213fd20ee65..a3a00ead468 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_bf16_xN_1.c @@ -10,4 +10,9 @@ void test_vst1_bf16_x2 (bfloat16_t * ptr, bfloat16x4x2_t val) vst1_bf16_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +void test_vst1_bf16_x3 (bfloat16_t * ptr, bfloat16x4x3_t val) +{ + vst1_bf16_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c index 523aec92db2..0a6863e24c6 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_fp16_xN_1.c @@ -10,4 +10,9 @@ void test_vst1_f16_x2 (float16_t * ptr, float16x4x2_t val) vst1_f16_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +void test_vst1_f16_x3 (float16_t * ptr, float16x4x3_t val) +{ + vst1_f16_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c index f590ebd7b94..5dbd6049bc9 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vst1_p64_xN_1.c @@ -10,4 +10,9 @@ void test_vst1_p64_x2 (poly64_t * ptr, poly64x1x2_t val) vst1_p64_x2 (ptr, val); } -/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ \ No newline at end of file +void test_vst1_p64_x3 (poly64_t * ptr, poly64x1x3_t val) +{ + vst1_p64_x3 (ptr, val); +} + +/* { dg-final { scan-assembler-times {vst1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ \ No newline at end of file