From patchwork Thu Dec 7 15:21:56 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175203 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856656vqy; Thu, 7 Dec 2023 07:23:10 -0800 (PST) X-Google-Smtp-Source: AGHT+IHuvpXERZLZRwXML27FZ0Z0m+CAuZQiDACsfXBqmlAHhBol0RMJdG3fifBcL0GJsKls1DvE X-Received: by 2002:a05:6830:4119:b0:6d8:d287:9890 with SMTP id w25-20020a056830411900b006d8d2879890mr3680343ott.46.1701962590251; Thu, 07 Dec 2023 07:23:10 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962590; cv=pass; d=google.com; s=arc-20160816; b=aGZFPiMmbtfWrL+w5p09JnVs8y4ha/9rd6A0Br0tqNilcbfSYk1ti00hH/BjMm+8jc PmuLdn94iQ6ZlbdCaFE6rQeEu99LF3pb5L6lbqUPHg69yElhcc+xabsq5zyuM8op8V2o dT1h3/Do4azxFd9fMXv7zM8dW1ymvojFo7q5aY6PnwOgTkQDFZgd/b6PKs12bMmQQnoC zq8XPAkRTWSyBkqa1hqD3Y004mmXKgdDnuGWuEeMuoZw5s+s5dG80HtqoTjZ1SLqjXa4 sc6ULIFEOKw3NiiRmcknWPwcwFUo5cSBWXhFK3XftxLZJXNUUsqp7CrWHmBnJ9z0ilsE 9WTQ== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=epb3xe7oAR7gjpt6meR0hMDogyRnykXUSNfZZecEtRnEt3dOo0D9P8F3nkbvnFrhZW nWF4xk8bwplkNOXbkDdqcFITPqhfN2ElQZpXVWujSEnrbYYkIqU62Xx3N8IRCZgYRPcG Y1mu4TroqF6CM0bTRBFiWUSyGpIKoAgXVIDTcHapeD4c1rnx6MtNQagfgxPtbJdd4Apu GNfdMdGHwfn6D+eOX+jTTnzSnvjmO4u3TResyqT+pQFzWNRuU1KeTzo5aFHzioKkRGY+ C9IqPfW3/sZrnrCdCL6gC7MGwfAokSRZUPff61MXYxgfRRbGGFZo3ucY2Ls47kjqBJBh 5OXg== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id j19-20020a056102115300b00464948e30e7si242531vsg.663.2023.12.07.07.23.10 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:10 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=2gLsZMO7; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 558853845760 for ; Thu, 7 Dec 2023 15:22:58 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on2045.outbound.protection.outlook.com [40.107.7.45]) by sourceware.org (Postfix) with ESMTPS id 9AFB5385AC12 for ; Thu, 7 Dec 2023 15:22:24 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 9AFB5385AC12 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 9AFB5385AC12 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.7.45 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962548; cv=pass; b=kDdUzIGd6MGLUh3Jr/ZOX0TzEbKlXud0+K4IHXmVnaFL/1qxzlhUBNXhEZLJ7EOZ/YParUgAqK9LYJAMMVrzQbo1fX8Ki/T8kUdzijFRm4Fn1ftfWbtU9pKveH4kdgRWIiFkG+Qcx+fvEYYJp25UDQn7lU2uhPUeqiMiSlR2Vp8= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962548; c=relaxed/simple; bh=WDKrZAYBEmMDaNGtVhLlXW4Z7ZmLdpTxAAoc6+b/GTM=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=giFB9s1AiSJUHLDYUJ9Fa6uPfOalcO8SVv2hNDt7v3oDD22w3JGsRuldIgiiYMkNUA7X2SYFCmprS5pTNx6DTwql0SGL13rrcIRaFyxei5h6ajNLVYjgMqStMCoAtakf/yO7V2oMxT8AT5Uxeg96iZ3GyIakVFdYXcijetNX9KQ= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=cQ2Kf0srLqGqOiz6T5gryRvyqaCZGp/w1KSk4lMhzByW15+0FR8oOZfH69sZgaOuERM7iGbrTxKeF1+GuJDvPTgSb/KHfZdtraXj0Y1eoo6m51RDkNTvQcHRtvgpvNzXha3LVMKK04K376FYze03kLjfrUeK8tcLhrcYZoR9fPvvX4PvNtbAJ/KFjEr58gtRBrGMEyRFOo+EYU0yodOKCuHjcn9A+5on/VkaYrOrxFsAbHXAmSDy4PZcQEHLrfXJg2LFH57ZdyTo7dgbzYj8nxD4EhZiGLRbshOSPhJeqUdu8Bkm4prMn0iA+0iF01lvwd3SwQG+jGXlSMkUZcmG0Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=JR2RXoYraFFNCZMBsuyRfKg0lObjFV4O3D0ZNJBdgRKxvpPTVODzUol7ylzDr/Cno5PSdMix9qeWPgU+v0HbLwdleX2LnXT5XuCywmfXBsYEuPIQcvKYuJ9WOLT2wFyXHTDndOLjs8swi0CTuNwQZGY5AXg8vnTQLsaBAhHEXyApVyjDP5UZ8Po7VgPFYzYPPSMfrU670p1Qhq9zN8HywBWvsIzX0Y5GVNNL2GOglTdxU+gA7xFSNoU16bh09RqesA0Wt/XBiSukcGkoV5UZ2MfQBGQfxhnkLAx79g+F4uG7DPVRzOVVVjWonLoMvWtQuLknox/JZ+C3q+liKxwIaQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=2gLsZMO7YkZdqCEhtYr05iP9chyy5KpdEWJsDeICTt9aZzFciAGyMGgy+No8J4k+WNGp3wYe1BTqCTOabEjDfo+38quz/MdAP2JWFKvs85OofZlTSyRAK8Jtzk24HASH7Mn03rNhGXgzu22rY6mi5/18CUnjRi2HNZ0qzST+PfU= Received: from AS8PR04CA0104.eurprd04.prod.outlook.com (2603:10a6:20b:31e::19) by DU5PR08MB10493.eurprd08.prod.outlook.com (2603:10a6:10:518::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:22:21 +0000 Received: from AM2PEPF0001C712.eurprd05.prod.outlook.com (2603:10a6:20b:31e:cafe::ad) by AS8PR04CA0104.outlook.office365.com (2603:10a6:20b:31e::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM2PEPF0001C712.mail.protection.outlook.com (10.167.16.182) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:21 +0000 Received: ("Tessian outbound e243565b0037:v228"); Thu, 07 Dec 2023 15:22:21 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 838ca7298f4de201 X-CR-MTA-TID: 64aa7808 Received: from d82cb9f94960.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id C87CEE5D-26A9-4E8A-AE59-536466B94269.1; Thu, 07 Dec 2023 15:22:14 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id d82cb9f94960.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:14 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=WK53qSkG0QfW06WO/xc/xM06y0vUJEmMk/S+MQ5AdmFUYcvRGGqYgN0nREuO9s/bIlXEmgPLeDW0MBMw8+iScxD3BiO6d4HfH6ZmNoSBw2yWDXafovAkH/w0QiDXLNBaLhc1ka51KfTYavzeVCUYPSwxAce+c2XAwpsLpyhJwgCszII2/EqP+8zGKDXtL9/a2q4Adzp7XtvwmpNHNNryAX6sJKxeH+eumMxY7XPICYwI/j93FbEQXAaim1wU9olIKAh3oLf3JWCw3BkxAGtotrgeiiXN2Zo6C1KyQY9qSwsawKsmw1CZPfQNE/ftCCTCvEVZtJKAbsd51PYXI7ZQ5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=VvSdcHEDCkr91KkXeIPC9G1DWmX6FJEKJpD1bSloLuTOUV+VOxxj9UzAylwvW6CSxTH/wHFEipsgxZu5sglbmighTs1FCcug54FPqLk9G9xoYHnQfjsDw0c5EkaAKIsQjijtcwRVJPtUPVB7tJSbJAp/AK+hrj/PcCziVbeI3l9nHWo9v2AleKD1lm/6/7uVy0C7oi38Tas1E3Iw3fO9bF1iZIS5ZHC9qUvPxnMmcK0CTp+j8XLwF5IJ/lYjcZXt9SbA1Rl3govqhT7cqEwZl+HhfIsON3gV+niXQdC7YftLi+O0yu4y5QGeIQm2/ES0tQfBrLa0S4Wv1UGXdXmd0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=d4SEhLmVUrRgrCpy9+oqWgclpn1qktT9XpjcTuH8bwE=; b=2gLsZMO7YkZdqCEhtYr05iP9chyy5KpdEWJsDeICTt9aZzFciAGyMGgy+No8J4k+WNGp3wYe1BTqCTOabEjDfo+38quz/MdAP2JWFKvs85OofZlTSyRAK8Jtzk24HASH7Mn03rNhGXgzu22rY6mi5/18CUnjRi2HNZ0qzST+PfU= Received: from AM8P251CA0004.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::9) by GV2PR08MB10381.eurprd08.prod.outlook.com (2603:10a6:150:bd::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009B9F.eurprd04.prod.outlook.com (2603:10a6:20b:21b:cafe::21) by AM8P251CA0004.outlook.office365.com (2603:10a6:20b:21b::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.33 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009B9F.mail.protection.outlook.com (10.167.16.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:10 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:09 +0000 From: To: CC: Subject: [PATCH v2 3/3] [GCC] arm: vld1q_types_x4 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:56 +0000 Message-ID: <20231207152156.1426-4-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009B9F:EE_|GV2PR08MB10381:EE_|AM2PEPF0001C712:EE_|DU5PR08MB10493:EE_ X-MS-Office365-Filtering-Correlation-Id: c835f353-ab96-4fe2-98cf-08dbf7384eca x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: zmTVfxTY5t/5s48CLi1cv+5Bnb3cZW0IrNJAa5hUbNDK5UZJeB+V1+bFd1EDijtXH6xT2Q1tqyjzl9aQl4ZrRDd/3XkZhZzOE8+JPa5z0yBa9RaBIwAFU5tBYJKGrx/p43wdz2TuNbFcmESlSVJayUtaAlzJO+NcZSjhyxkeHvuGi6oBI76hE6rhGSKHc7msEZroTiDPAU11EK3L2ZZK1ycTojXtJkt/enxi+FcTl6plmRqXf2YSUh/VNxBkatpQvayk5D8ohz3NZ791kvZC+UCHqteaH5OZ8GFlKOHsXNALt4yoGjntM8IimsrPNkM9gVE43bWrHUE+eOm3TgA3ojmdnT8Oa2uyQZiR/MutFp1vwEMPbZqIlcxMMVzFuvYlXc9PeClpngCFfeBdEk8vcVtfBJCiJcwj8/5QC/zGqb9DdrWMo3yHN4owtinDly+x61l6PEzCnJMTW6OKhYWUPDDuAm0clg59R+wLOwQMJ+/v6yQX42yXdFM+/jRzaW90rDCkxnL1wXdfDLcc1BmSeZQRYpRwYnCVTwxOIAnTo3awSZ/jwRaNS88F9nlGQEb0/fdNE0GQXEpoQDci+PiFX7h6DTR2ix31YgrH7OdJFxL2BsgAxh81oOifWw2lVMJ8RdmEmTyhG7LsHHqYHZDukN07hfxEOl+jIjsr2z+yrZjUsYXbT4GL3A0y7zv5dqvNoEiXRGSZ9SGQC/RyFcs5/k8T7AGAnGYwSrEpdxnZCX677dSnmMMCAwfWn/kTsljvBGULwMtE8tVrXhDIvzDTJweiN9LBK1PIg2sobYcl44b6JMB1NNSM5z5OrlcwJcDppaiOQvz81m74bsYOoiRaOLy6uxqSjdgdPA5p2AQoMmo= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(376002)(346002)(39860400002)(230922051799003)(451199024)(1800799012)(186009)(64100799003)(82310400011)(36840700001)(46966006)(40470700004)(478600001)(40460700003)(426003)(966005)(83380400001)(2616005)(26005)(336012)(6666004)(1076003)(7696005)(70586007)(316002)(6916009)(36860700001)(86362001)(41300700001)(36756003)(8936002)(8676002)(70206006)(84970400001)(40480700001)(30864003)(2906002)(2876002)(4326008)(5660300002)(82740400003)(47076005)(81166007)(356005)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB10381 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM2PEPF0001C712.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 50c57495-4ea8-46e8-cf46-08dbf73848f4 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: u+4gbRh1XWQXH4fR7WV9Kh3AaQ45xDNzaM7eIwh3A6ffT355RpNL7V3FB0rdPSUgea5OMuwMdAInybnHIb7iYNygNjcoQC+YHUS3db6qDddBpwXN9qBTEFGSL6wmtY8Gpnx1+vWK4vp0G+37dI0ViItTgFT4YIAJaPeWkZiazJSHGxoZ8GJyL4cmpuoCZmdBrQN0DLGVj/6Q5dyA6d/lNeq7HkwJ6wlcumtQfxG0GwPIERmABMiEugrtpYcFZdsQqQpNjbw7m5xZ0qNRwJPay+XoZUbAK/3BAUkoDdsb1cUu02javvKfpa/my89BUy3QfAs6OrprkhxP8LhHSdCOA2Yr0r1J6d22QCPg3UAuPlMI4qFY4QVSxfUdR+dPbDpZIoJHxmrmPrEkbIFCxqcl4xuSQGhuSrWpTAiN8YRtXdT58BQ9D2aYtlBdKStsH2Q2QVR8erIP/GX1IOxomADMYdhQfgNP925QK+4mvk9NNidI8Hf4ubY8PwBKc9fe/r1seVNccnixgFTL3bCAgWc2owB401hSIhU9EeW0vLVUTRVmnVBZsszGYzklq2YpHjkwLQ9vVknPZ8ezDBM4v3mJT1F4pOxN8cCt9o+GaP7JQsTSRGF3uk+lGuHAJHIlDgNFzNKW7ob3BDnMm25vu2UKiTkTuv8ZzjFus7ZeC+OZMSI8R+H877+Z+xxVrNRumJzfFl48Tt28quPAKdrEpEFGG/KWx3cyfMxwhv/jPlQKpxig44Ofxtq9SA3fmf8X7fP083wgrISvYSgH0Ihf+JFteX7c900jQdN9B3sH8cHt5dgPbukZB4FzIhLLJLxaerUQ X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(396003)(376002)(136003)(39860400002)(230922051799003)(186009)(82310400011)(451199024)(1800799012)(64100799003)(46966006)(40470700004)(36840700001)(40460700003)(6916009)(8676002)(426003)(4326008)(83380400001)(336012)(316002)(8936002)(70206006)(5660300002)(70586007)(30864003)(1076003)(2876002)(47076005)(2906002)(7696005)(36860700001)(6666004)(478600001)(26005)(966005)(2616005)(86362001)(41300700001)(84970400001)(40480700001)(82740400003)(81166007)(36756003)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:21.4405 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c835f353-ab96-4fe2-98cf-08dbf7384eca X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C712.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU5PR08MB10493 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637125194164852 X-GMAIL-MSGID: 1784637125194164852 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x4 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x4, vld1q_u16_x4, vld1q_u32_x4, vld1q_u64_x4): New. (vld1q_s8_x4, vld1q_s16_x4, vld1q_s32_x4, vld1q_s64_x4): New. (vld1q_f16_x4, vld1q_f32_x4): New. (vld1q_p8_x4, vld1q_p16_x4, vld1q_p64_x4): New. (vld1q_bf16_x4): New. * config/arm/arm_neon_builtins.def (vld1_x4): New entries. * config/arm/neon.md (vld1_x4): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 30 ++++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 59 ++++++++ .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 6 + 7 files changed, 236 insertions(+) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 557873ac028..c03be9912f8 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10421,6 +10421,15 @@ vld1q_p64_x3 (const poly64_t * __a) return __rv.__i; } +__extension__ extern __inline poly64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x4 (const poly64_t * __a) +{ + union { poly64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10522,6 +10531,42 @@ vld1q_s64_x3 (const int64_t * __a) return __rv.__i; } +__extension__ extern __inline int8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x4 (const uint8_t * __a) +{ + union { int8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x4 (const uint16_t * __a) +{ + union { int16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x4 (const int32_t * __a) +{ + union { int32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x4 (const int64_t * __a) +{ + union { int64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10578,6 +10623,26 @@ vld1q_f32_x3 (const float32_t * __a) return __rv.__i; } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x4 (const float16_t * __a) +{ + union { float16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x4 (const float32_t * __a) +{ + union { float32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10678,6 +10743,42 @@ vld1q_u64_x3 (const uint64_t * __a) return __rv.__i; } +__extension__ extern __inline uint8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x4 (const uint8_t * __a) +{ + union { uint8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x4 (const uint16_t * __a) +{ + union { uint16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x4 (const uint32_t * __a) +{ + union { uint32x4x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x4 (const uint64_t * __a) +{ + union { uint64x2x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10728,6 +10829,24 @@ vld1q_p16_x3 (const poly16_t * __a) return __rv.__i; } +__extension__ extern __inline poly8x16x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x4 (const poly8_t * __a) +{ + union { poly8x16x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x4 (const poly16_t * __a) +{ + union { poly16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -20038,6 +20157,15 @@ vld1q_bf16_x3 (const bfloat16_t * __ptr) return __rv.__i; } +__extension__ extern __inline bfloat16x8x4_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x4 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x4_t __i; __builtin_neon_xi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x4v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index a363bf18ccb..90dad8cf6d1 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -303,6 +303,7 @@ VAR13 (LOAD1, vld1, v4bf, v8bf) VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR7 (LOAD1, vld1_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) +VAR7 (LOAD1, vld1_x4, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index b37d95f1fa0..b8f8fd6b928 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4994,6 +4994,36 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_3reg")] ) +(define_insn "neon_vld1_x4" + [(set (match_operand:XI 0 "s_register_operand" "=w") + (unspec:XI [(match_operand:OI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD4A))] + "TARGET_NEON" +{ + int regno = REGNO (operands[0]); + rtx ops[5]; + ops[0] = gen_rtx_REG (DImode, regno); + ops[1] = gen_rtx_REG (DImode, regno + 2); + ops[2] = gen_rtx_REG (DImode, regno + 4); + ops[3] = gen_rtx_REG (DImode, regno + 6); + ops[4] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2, %P3}, %A4", ops); + + ops[0] = gen_rtx_REG (DImode, regno + 8); + ops[1] = gen_rtx_REG (DImode, regno + 10); + ops[2] = gen_rtx_REG (DImode, regno + 12); + ops[3] = gen_rtx_REG (DImode, regno + 14); + ops[4] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2, %P3}, %A4", ops); + + return ""; +} + [(set_attr "type" "neon_load1_4reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c index bfad282751b..9aae34cc18e 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -115,14 +115,73 @@ poly16x8x3_t test_vld1q_p16_x3 (poly16_t * a) return vld1q_p16_x3 (a); } +uint8x16x4_t test_vld1q_u8_x4 (uint8_t * a) +{ + return vld1q_u8_x4 (a); +} + +uint16x8x4_t test_vld1q_u16_x4 (uint16_t * a) +{ + return vld1q_u16_x4 (a); +} + +uint32x4x4_t test_vld1q_u32_x4 (uint32_t * a) +{ + return vld1q_u32_x4 (a); +} + +uint64x2x4_t test_vld1q_u64_x4 (uint64_t * a) +{ + return vld1q_u64_x4 (a); +} + +int8x16x4_t test_vld1q_s8_x4 (int8_t * a) +{ + return vld1q_s8_x4 (a); +} + +int16x8x4_t test_vld1q_s16_x4 (int16_t * a) +{ + return vld1q_s16_x4 (a); +} + +int32x4x4_t test_vld1q_s32_x4 (int32_t * a) +{ + return vld1q_s32_x4 (a); +} + +int64x2x4_t test_vld1q_s64_x4 (int64_t * a) +{ + return vld1q_s64_x4 (a); +} + +float32x4x4_t test_vld1q_f32_x4 (float32_t * a) +{ + return vld1q_f32_x4 (a); +} + +poly8x16x4_t test_vld1q_p8_x4 (poly8_t * a) +{ + return vld1q_p8_x4 (a); +} + +poly16x8x4_t test_vld1q_p16_x4 (poly16_t * a) +{ + return vld1q_p16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c index 4138fe951ee..fd86723f146 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -15,5 +15,11 @@ bfloat16x8x3_t test_vld1q_bf16_x3 (bfloat16_t * a) return vld1q_bf16_x3 (a); } +bfloat16x8x4_t test_vld1q_bf16_x4 (bfloat16_t * a) +{ + return vld1q_bf16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c index 01640d7cc1f..2de3495f1da 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -15,5 +15,11 @@ float16x8x3_t test_vld1q_f16_x3 (float16_t * a) return vld1q_f16_x3 (a); } +float16x8x4_t test_vld1q_f16_x4 (float16_t * a) +{ + return vld1q_f16_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c index ae2ab36df57..521b784e8e8 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -15,5 +15,11 @@ poly64x2x3_t test_vld1q_p64_x3 (poly64_t * a) return vld1q_p64_x3 (a); } +poly64x2x4_t test_vld1q_p64_x4 (poly64_t * a) +{ + return vld1q_p64_x4 (a); +} + /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ /* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */