From patchwork Thu Dec 7 15:21:55 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175204 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856753vqy; Thu, 7 Dec 2023 07:23:20 -0800 (PST) X-Google-Smtp-Source: AGHT+IHHDGXJZMqfugnXPrjRRBnG2tQqMyXNOHXZ2pfhj8noWeBU8bzn64AkBXIrMUJHY6ewy1x/ X-Received: by 2002:a05:6870:e89:b0:1fb:1aaf:8007 with SMTP id mm9-20020a0568700e8900b001fb1aaf8007mr3490700oab.30.1701962599834; Thu, 07 Dec 2023 07:23:19 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962599; cv=pass; d=google.com; s=arc-20160816; b=CCl/J2o8DoRV4NGPDv2NXoR0zFtfonKhkpiNHTOSVdHCcRfYJJ6Tz1u1AufM/1+vBD aYPiSiCCDSI6/ffCXd6Tkavmy7PdrW3AI8mlELQrOw7LcJAuuceDaOy/24/zRBkBWJOL oOUMDvyu0auldXMOFdmzjfzBUSxLdmHmqW4lphOFNHAkbW0hndSLbLYD49gUgza6Dq1n Rn3YuGrzxTNbFlqf43oWWM28g8zVhvRuT3cjirhFbucU1/kK+8LGNxnBJdQaJDYPr5XQ MKXUBBLqI3R4SHAVIMDOWyozjV7IgsoCE+D40fKzLP4qfa+9OO/SPiQY+NlkFsBlq+ri m9Lg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=VYe12TTpQZfgGbhljfT778U7O2WfPfAXXcGuJeUpwif3uJrF+bwu1XoJULVkn6k3jf uwbVnx7glQKLPx1SRiYduJyx6zwvzC+KK7R+hLB5aT/tCOMQWgoxEk/IJ/Bd2rFy53Fe ovkqDKn/9i4YSlF60KWEaacQy7hvZO9ivG1G2RD+a0r6BFXGWqyBch17+PJ9/7lSZr10 qwGv2nvrsX9DMMoRL7bqe7Ql+sTi6v+8o3/HLiYrk/sJ1sdXqESa7epvYBCJGpPqCnWQ AAI2TLBMS14GyhNuIBQwSNXjlXrEa/ZUpJ5BKOCd4B6P48UrDrxdGtRy/mYAldJudMfc 6h+g== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id g7-20020ab02447000000b007c5e9d80826si219497uan.226.2023.12.07.07.23.19 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:19 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=68JBv7rV; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5312E38708AC for ; Thu, 7 Dec 2023 15:23:04 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-AM6-obe.outbound.protection.outlook.com (mail-am6eur05on2059.outbound.protection.outlook.com [40.107.22.59]) by sourceware.org (Postfix) with ESMTPS id 9E000385AC2C for ; Thu, 7 Dec 2023 15:22:23 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 9E000385AC2C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 9E000385AC2C Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.22.59 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962551; cv=pass; b=I9zb0zf6cEIsDU5Tdwp7GwWaB7Vn8A3ID2qXw3V3Y/54Zis+Z0Rhd8n9Mnq1mDQZFiqCMBSKqThK/ZxMquDStRMhG0tu5vZEVYbOm5cLbrM1pXgOVDI8rTZ5pJ2XBrZS0QjCIcDdgSYKfb3Qc1nsJO/hhHx9YygTvkjv6F/ltLo= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962551; c=relaxed/simple; bh=FMagEb0xfv7EleBX5QpW8yvTpQqfdQwsQYY6ocs0dcU=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=cE5tNl48XEzmrU7nHm7hbdBBVWUPsKsedAS7r+moKKugbNksK/jtI2dn4D/yWP1GpUXxpkcn8DBVvcJz8YWe+I7+IGCf0s2VWKFYiYcu6ojxM4eEZZnAZGjdaU3FhUVKRp/woythx+U3s09loLC1s/4TpRqFGQH94U84297X/hI= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=V3sSLSOliVYsPuDWCr7vwqvSxaOev2aY32VPCH+g5uZvKW2xZC+oCuuwtFKvroUcRIJ4COoPGAfqMbbo/LkDTd1Ux+qRh2TiXZAXFBMCQ2K1WQBBc2b1elSauD7HGMVVGmHHD2Kfozi0hH35wgfla+fqMVYcd1c/iWNBiG1XQUdgLK3K9OcxP//mz6lUhA//TGhns5BGaon6w/sOtDqhvbyFwavLjacHkz82F3+9TBCBCkajtH9bjJyO9ni+jDy8miF25eRDB52hZwF9SuSXLUIW9mZVKV85TPfoXao/1xFYJXd5pmp1UM1Nw4yyZqXq5pS6vIq40NUAOTEUsFx77g== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=kFltEIAYxY2MY3QuhOAGsSAPACs27Rye+xSB9hWK4FngRwJJiyVLGtJDOhegD5zwz+dfZCuYWkYSNgxMXWPeN+r8+pOmukb6REbqgw6jVLJPurc8zsxYtVXmmhbsDzX/Ln+MtoWELrDZR5862hls9B7fhMYUK4tKtXhjRBo17c7MaNumlDI0ptHJS+xXrwNnuRkS8h7yhpw6/YJvz47PAGWUGOx+2AH2CVbifvG5zHWR/bHqkYS9Xf7znr0ArMU+Ox0PN+qATD+YgIPwWBQX9myacXblFGQ59E3lsc6TY0wG2vk200XfxrrvAGcb9IIgdJ+K4vV9oXHCtmCd1qknGw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=68JBv7rVm3pAzoS91jhmX/d3LR1kLDOB0/9ESEhGkcrTjLIG2ZYQrVhOE+HJNhUIs0yw6/SKHcHHHPNZC/4H4B4LZLE05VliVfJpZ+jA0bTe4H8ZhmrVsx7sbsdLLEOZUlTuG5PSY93y1rijyhJBTRMqUZyzdmXAuHJ3+GdPh3A= Received: from AS9PR06CA0508.eurprd06.prod.outlook.com (2603:10a6:20b:49b::32) by DB4PR08MB8173.eurprd08.prod.outlook.com (2603:10a6:10:383::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.27; Thu, 7 Dec 2023 15:22:20 +0000 Received: from AMS1EPF00000047.eurprd04.prod.outlook.com (2603:10a6:20b:49b:cafe::d9) by AS9PR06CA0508.outlook.office365.com (2603:10a6:20b:49b::32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.33 via Frontend Transport; Thu, 7 Dec 2023 15:22:20 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF00000047.mail.protection.outlook.com (10.167.16.135) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:19 +0000 Received: ("Tessian outbound 5d213238733f:v228"); Thu, 07 Dec 2023 15:22:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: f2f775e89b7042fb X-CR-MTA-TID: 64aa7808 Received: from 4659aefd44d7.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id E3E84325-B464-483E-855E-2262063A4A1E.1; Thu, 07 Dec 2023 15:22:13 +0000 Received: from EUR04-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 4659aefd44d7.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FFVJoMzUTosL3dmwWw9DSS4/FsdlHLTray/oS0Fti134GpwrlD/iOl2fETwHIfvmz70NddCLNddVTDpd9+zH6WaVb+INAChrJ37YyRzCvVnY7W2bMvKp8ShXNikdBlckLoM1z0yIh8yvBsVRnReKtSgBKYJK8iR5bCWSwSDQpXawNjBmjXCWSg+L6OrBoQWHMXWqkWT0eJ3HNpvIUv6sF+oaT7BZGYvY6KdSSA1VDYjOyD4seXpxa+JV2lNGaPMvM9v7EQGcL8PkkYnumukgdPoHutM6Cn83Bkc4Q1GMBSa/B2wXV21W1GpxNkie0/dMezyZT9lGarkByD/AVFvYhA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=Gc/aiN9zYjxRVLIduJ/wUS2jY6jVkT+iMPY9MvSl8OGNRjs/Ed8fMzr8Wtuu3NQMS5eow+xUZTYLoySMAaSBDFgdNgbZ5wM0EHWWn1LpKnVBUKmuzmC9jN2jLK9SxWDw/W+GbiIp7mF6qnGUTKjScYzU3JlfsQlbL8vtyXLP44+4Hl47ihA26VFpaVH7BE/81rx3IsZaTsWIy/WQLo+48xnFlB9+G44mbEdH4makG3B0h95LcKS6pBTRV6hK5y5sdjEQCV7fEJyMkBJhQz5891tjrgs9jtC9BVMPHmYxCoQSaSMOObR17PCzR6EUf8l5FXbi44BRGQKNd7CDKFKRsA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WsDDBve/O7wo1h2/XoND4ZukDklLz8aDNyLpMFjdqzY=; b=68JBv7rVm3pAzoS91jhmX/d3LR1kLDOB0/9ESEhGkcrTjLIG2ZYQrVhOE+HJNhUIs0yw6/SKHcHHHPNZC/4H4B4LZLE05VliVfJpZ+jA0bTe4H8ZhmrVsx7sbsdLLEOZUlTuG5PSY93y1rijyhJBTRMqUZyzdmXAuHJ3+GdPh3A= Received: from AM8P251CA0003.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:21b::8) by AS2PR08MB9920.eurprd08.prod.outlook.com (2603:10a6:20b:55a::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009B9F.eurprd04.prod.outlook.com (2603:10a6:20b:21b:cafe::a7) by AM8P251CA0003.outlook.office365.com (2603:10a6:20b:21b::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009B9F.mail.protection.outlook.com (10.167.16.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:09 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:09 +0000 From: To: CC: Subject: [PATCH v2 2/3] [GCC] arm: vld1q_types_x3 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:55 +0000 Message-ID: <20231207152156.1426-3-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009B9F:EE_|AS2PR08MB9920:EE_|AMS1EPF00000047:EE_|DB4PR08MB8173:EE_ X-MS-Office365-Filtering-Correlation-Id: 642aa49a-fe13-41af-76a6-08dbf7384de4 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: m0gfVbiE0LQvb2/TAX1T+GsQxYmU0ldOafzZIaybjwOSfaLs4h3Hfese6dGiIG94fvpsCPmhXvcwboDxFzU0gTHHQWOyij+TNYDOzwkGF4U7IdBXYgCwgCdSjbBuJpkRrdNZgWFp8GngyS9nsC9WwJagkIrfPZT5YBh2+zcjEH+N/bZSNrb5mFeYKHcZzXTk61522TcM4HOWO65+KjoPvHZySO2KPUEcgLlTMo6DhSGeRbMKZQsa9I5VAl4yPTX7OvB/0IlMHVKAc1u6gLwqB8RYV6bkLCEC+64Xw64J948tGHAw0jYwEnUCpHkO47w+PYBAiy8Byguf3+L/kuNWp6njw2JVH9Tb1/PDjrq87Ql/Ym7vVvNWk7r2UlyExt9Bb5+6Pr14M6YvqIJW1evzPmrDZEAn8eGRhtx7wZvBeaLm3VJN9sbuHOm6mFvH6PbbfCRk4mGyCsO3c40e23ijIvTkHrv8w4o98YKrJwnHW0ICoi6XIJy55kYsSt87ku2MqBUoeRLq2hISaZ4TGWeXJn9M2iP2C4Bm6dd8yGpz6QBYz7arPNZRRvKFwc2GYdqZiZHj9U3v1r5ZbTAZA5F1dXPpl3G1eSHvGB33gjrIpgFclt4Ps4nimeCTEezB/zjQcrbELHGQFpP/JynuYvjZz8O3itz+tFlIrIofkycz/xntw3UMPxsDH7M7HairdJm2CUOTkgu6PwAnEE3b1hBMrdKXv4tP4XQIhMTv7IkACPAL6oBooFIhJ4NruuoKfZt3cVYS2p98fcPd27h1hR3CfEpbNSZwNS7KiZihF3BeFZw/UB3WmODwrKIJ7X5s5DgtibinieiRIZ2MOkGZKkfL24R0LhksdWZ20TsqWsXDmhY= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(376002)(346002)(396003)(136003)(230922051799003)(451199024)(82310400011)(186009)(1800799012)(64100799003)(40470700004)(36840700001)(46966006)(2876002)(2906002)(30864003)(86362001)(8936002)(5660300002)(40460700003)(8676002)(36756003)(41300700001)(7696005)(336012)(426003)(83380400001)(82740400003)(84970400001)(6666004)(1076003)(2616005)(40480700001)(26005)(4326008)(36860700001)(47076005)(356005)(81166007)(70206006)(70586007)(6916009)(316002)(966005)(478600001)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9920 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000047.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 2a185a58-bf86-4eb3-22d6-08dbf7384887 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wMqvBmbWtVlpsDmeRCf1KYx1IIFl0ZT5xhrzJ/AzRkLyYWaldtxYAHagozlRhJOXKxgWV72JwtRqEJUOROx5Ma98p08aYP64OHvctst/WQYBqmB3j7cElq6CQ4oyHO44O8okoFDty68hKIOnRDk4JXTipzanttefX9xzGQ6k19f2E9yQaX70biW7yDdGu0slqYxNWoxxts8jzzTEHX5fObMmGoQFg1Q8vj0B4xcDLCk/E+Re7POjiixUVCQCZr5A8C+6lpocz0HxGbQv65/As6QQsFwi/PRczhpDlVWju81f1l3+OYhIrsMYtB/0LUAShPyq/Rt3fKe8Uv1vEP2y5kMtwACg3z1+34d/VYahDorFLJnYMBky3H/FmkH6tvz9mKbxM9yok3yBcK72bj1ZE9L3+AYbeR8aAA4ekco3KzAUi0kpFtYtBLHDhCoqaEgvDj6vDwsH06jO4tfuEwYGoCo5pRELnFnYg5ZVY9ITsswAoifGcnxgZ6cGfLKTF2Glq2o3g1MNwTKZ0H9AhAXPE6J/xDReawOCHypVgKBlOpVvhuGpiw/6PVyFMpeQKRcpKb9G2EpYrDqhTLRwZAOv15hpkzvxHCbssT4rlcPq3/BG5l6JbfbII0xJa7LXPDMDxPUqTo27QjG+A0UrjGXvGbSORMY59Ih/KDZMOLabSGrzPz/IcEc4yp7yPUtZGYc9ByP8Z8qeqabBoV90MVUBP7CaacUsPwfRq0HsJK+qKOfICKXvt/fv4ag4ajmIyhgroGDRdAuRcn6R+HF7xYNKFnEqfn/2OE3imylOjP4MDDk5mTbe0vWn6tmXnLD5RDK6 X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(346002)(136003)(396003)(376002)(39850400004)(230922051799003)(1800799012)(82310400011)(186009)(451199024)(64100799003)(40470700004)(46966006)(36840700001)(6916009)(4326008)(70586007)(316002)(8936002)(70206006)(8676002)(86362001)(5660300002)(2876002)(2906002)(30864003)(478600001)(966005)(6666004)(7696005)(2616005)(36756003)(41300700001)(26005)(1076003)(426003)(336012)(40480700001)(84970400001)(83380400001)(82740400003)(81166007)(40460700003)(36860700001)(47076005)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:19.9323 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 642aa49a-fe13-41af-76a6-08dbf7384de4 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000047.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR08MB8173 X-Spam-Status: No, score=-12.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637134953749916 X-GMAIL-MSGID: 1784637134953749916 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x3 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x3, vld1q_u16_x3, vld1q_u32_x3, vld1q_u64_x3): New. (vld1q_s8_x3, vld1q_s16_x3, vld1q_s32_x3, vld1q_s64_x3): New. (vld1q_f16_x3, vld1q_f32_x3): New. (vld1q_p8_x3, vld1q_p16_x3, vld1q_p64_x3): New. (vld1q_bf16_x3): New. * config/arm/arm_neon_builtins.def (vld1_x3): New entries. * config/arm/neon.md (vld1_x3): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new tests. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new tests. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 27 ++++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 63 ++++++++- .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 6 + .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 7 +- .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 7 +- 7 files changed, 236 insertions(+), 3 deletions(-) diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index 3eb41c6bdc8..557873ac028 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10412,6 +10412,15 @@ vld1q_p64_x2 (const poly64_t * __a) return __rv.__i; } +__extension__ extern __inline poly64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x3 (const poly64_t * __a) +{ + union { poly64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10477,6 +10486,42 @@ vld1q_s64_x2 (const int64_t * __a) return __rv.__i; } +__extension__ extern __inline int8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x3 (const uint8_t * __a) +{ + union { int8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x3 (const uint16_t * __a) +{ + union { int16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x3 (const int32_t * __a) +{ + union { int32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x3 (const int64_t * __a) +{ + union { int64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10513,6 +10558,26 @@ vld1q_f32_x2 (const float32_t * __a) return __rv.__i; } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x3 (const float16_t * __a) +{ + union { float16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x3 (const float32_t * __a) +{ + union { float32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10577,6 +10642,42 @@ vld1q_u64_x2 (const uint64_t * __a) return __rv.__i; } +__extension__ extern __inline uint8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x3 (const uint8_t * __a) +{ + union { uint8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x3 (const uint16_t * __a) +{ + union { uint16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x3 (const uint32_t * __a) +{ + union { uint32x4x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x3 (const uint64_t * __a) +{ + union { uint64x2x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10609,6 +10710,24 @@ vld1q_p16_x2 (const poly16_t * __a) return __rv.__i; } +__extension__ extern __inline poly8x16x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x3 (const poly8_t * __a) +{ + union { poly8x16x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x3 (const poly16_t * __a) +{ + union { poly16x8x3_t __i; __builtin_neon_ci __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -19910,6 +20029,15 @@ vld1q_bf16_x2 (const bfloat16_t * __ptr) return __rv.__i; } +__extension__ extern __inline bfloat16x8x3_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x3 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x3_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x3v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 6a8f0cb2ce1..a363bf18ccb 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -302,6 +302,7 @@ VAR13 (LOAD1, vld1, v8qi, v4hi, v4hf, v2si, v2sf, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) +VAR7 (LOAD1, vld1_x3, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index 55049ea549f..b37d95f1fa0 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4967,6 +4967,33 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_2reg")] ) +(define_insn "neon_vld1_x3" + [(set (match_operand:CI 0 "s_register_operand" "=w") + (unspec:CI [(match_operand:EI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD3A))] + "TARGET_NEON" +{ + int regno = REGNO (operands[0]); + rtx ops[4]; + ops[0] = gen_rtx_REG (DImode, regno); + ops[1] = gen_rtx_REG (DImode, regno + 2); + ops[2] = gen_rtx_REG (DImode, regno + 4); + ops[3] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2}, %A3", ops); + + ops[0] = gen_rtx_REG (DImode, regno + 6); + ops[1] = gen_rtx_REG (DImode, regno + 8); + ops[2] = gen_rtx_REG (DImode, regno + 10); + ops[3] = operands[1]; + + output_asm_insn ("vld1.\t{%P0, %P1, %P2}, %A3", ops); + return ""; +} + [(set_attr "type" "neon_load1_3reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c index 1d31777afdf..bfad282751b 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -60,8 +60,69 @@ poly16x8x2_t test_vld1q_p16_x2 (poly16_t * a) return vld1q_p16_x2 (a); } +uint8x16x3_t test_vld1q_u8_x3 (uint8_t * a) +{ + return vld1q_u8_x3 (a); +} + +uint16x8x3_t test_vld1q_u16_x3 (uint16_t * a) +{ + return vld1q_u16_x3 (a); +} + +uint32x4x3_t test_vld1q_u32_x3 (uint32_t * a) +{ + return vld1q_u32_x3 (a); +} + +uint64x2x3_t test_vld1q_u64_x3 (uint64_t * a) +{ + return vld1q_u64_x3 (a); +} + +int8x16x3_t test_vld1q_s8_x3 (int8_t * a) +{ + return vld1q_s8_x3 (a); +} + +int16x8x3_t test_vld1q_s16_x3 (int16_t * a) +{ + return vld1q_s16_x3 (a); +} + +int32x4x3_t test_vld1q_s32_x3 (int32_t * a) +{ + return vld1q_s32_x3 (a); +} + +int64x2x3_t test_vld1q_s64_x3 (int64_t * a) +{ + return vld1q_s64_x3 (a); +} + +float32x4x3_t test_vld1q_f32_x3 (float32_t * a) +{ + return vld1q_f32_x3 (a); +} + +poly8x16x3_t test_vld1q_p8_x3 (poly8_t * a) +{ + return vld1q_p8_x3 (a); +} + +poly16x8x3_t test_vld1q_p16_x3 (poly16_t * a) +{ + return vld1q_p16_x3 (a); +} + /* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ + /* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ -/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 6 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 4 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c index 5f6fc98640e..4138fe951ee 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -10,4 +10,10 @@ bfloat16x8x2_t test_vld1q_bf16_x2 (bfloat16_t * a) return vld1q_bf16_x2 (a); } +bfloat16x8x3_t test_vld1q_bf16_x3 (bfloat16_t * a) +{ + return vld1q_bf16_x3 (a); +} + /* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c index aecf491a4de..01640d7cc1f 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -10,5 +10,10 @@ float16x8x2_t test_vld1q_f16_x2 (float16_t * a) return vld1q_f16_x2 (a); } -/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +float16x8x3_t test_vld1q_f16_x3 (float16_t * a) +{ + return vld1q_f16_x3 (a); +} +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+\]\n} 2 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c index 04ceb5e4a24..ae2ab36df57 100644 --- a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -10,5 +10,10 @@ poly64x2x2_t test_vld1q_p64_x2 (poly64_t * a) return vld1q_p64_x2 (a); } -/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +poly64x2x3_t test_vld1q_p64_x3 (poly64_t * a) +{ + return vld1q_p64_x3 (a); +} +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+, d[0-9]+, d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */