From patchwork Thu Dec 7 15:21:54 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ezra Sitorus X-Patchwork-Id: 175205 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp4856771vqy; Thu, 7 Dec 2023 07:23:21 -0800 (PST) X-Google-Smtp-Source: AGHT+IEgWA/RGVw5W2Pz3lzSlliZ2rseNS1GtIKuZ/KLksLKEzYmQBdhHl3AKY9nQ8FntWmHQeO1 X-Received: by 2002:a67:c516:0:b0:464:79c8:f04e with SMTP id e22-20020a67c516000000b0046479c8f04emr2754500vsk.21.1701962600865; Thu, 07 Dec 2023 07:23:20 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1701962600; cv=pass; d=google.com; s=arc-20160816; b=uM3bKHu3B1kWdeMtr9TJ1XeW64bD84QmWJiKk4fh9id/kFBDqV+9eBEFAyn/tt9+Fm y2P2c1d9nlYNw5Gb3PP+L2RAdOuoP85AWvVg4CE3oVlBHIF9hAhlFjw/6JVlkSuJ3IJw JLP/goaZ+uHRRi1mApvDxI8/ZkF0YMOCbGK5Ovl9kTEnevPwBfuZQuLo2BiaisATydNn 4SRvWKKK2kk2jRkg3MGKGn3B8fz5KiC9hjUBihKwM0UtyCYsM+l4PxiF5TS4YpbrMQ0W Xz/TJzW+cjOXsE3nsbXlKwgSgsNBvvboTRv2dMX+QkslNkV+ZzeqKfNtjiL922WgOaSo +MWg== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:nodisclaimer :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature:dkim-signature :arc-filter:dmarc-filter:delivered-to; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; fh=Nfw27wyEgniZsGAEbsUUX37vOWF621moG02UMdzco6I=; b=u/6YuDQe5lXmOIe3TDWv3Z2lmfOlT4344qJwOP+VR3/zU4wj2QhgqeavfihleSFQBn kVZYXgM06yXbi3bZYWv53Nb9Q4vWtqdL8RJhxgMSl66O5CXlMUwHDkTaLGhmGMOvlGb3 Q6FlO1UwwYuMspep3eqraBBjfq1NrX5SBr2iKK3JabcnNAog/C7ns8IcPYPcv0X+ifDt d1/wi6SPrbbgywhnRuSQ5y345MtSZt3Fzv3kvJ3RuxqtVDXCQ/YfR2rSXCPwmOeCrP7D 14X7F3XuZ4gFCNB+l5xe61mkV5cM/sDd+ENm889yqsz/dxjxsb1IC1V4LbnEk+PHs6D1 HcBw== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id b6-20020a05610222e600b004647cfaed3bsi239745vsh.623.2023.12.07.07.23.20 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 07 Dec 2023 07:23:20 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b=8MY8DKFC; arc=pass (i=3); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id F000838449D5 for ; Thu, 7 Dec 2023 15:23:04 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2069.outbound.protection.outlook.com [40.107.20.69]) by sourceware.org (Postfix) with ESMTPS id 59B08385AC1B for ; Thu, 7 Dec 2023 15:22:23 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 59B08385AC1B Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 59B08385AC1B Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.20.69 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962553; cv=pass; b=GNjyRo/DQHtO0g85Yw82KpGIJ2S9qxweAYiDRJOPqdRQJhCT04Q3lnOHIckgX/qmI513Uh4tben3mGYCtvTzhQlyg5uDskFhvcrXFu5n/G+BdzpV+Bf2WELbYCfvvqk5ZhCnZYsNFXsodr/q8pGCsPV/d2Lb3UtpMdtRZok1oOI= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1701962553; c=relaxed/simple; bh=m7A2xpc8LEuSCcxGVT+GIsXlTVPAnKl2JRRKo50xt60=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=ry5tRfS1oqD47YlsNX8MevIgX3MdUsQVIc8jM0UbJQNkx8KpwDKz8p04HDR0tN1inxZXbt6Rznv6jQZZLFhOmsYYxMCWYlPYrttLvplP2SZ3iEG3hCwvJGJA6H2H2rm09LLSvaZ8Y8XGcbsyTSkgz2oo/Z1u1EKp8XOIgLXE9EY= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=L+BQe0BvGcA/1MBlQES2vB8Q0a4JDqebxQJlthyd5H9/xGvE0+9ejtMCX8tUJtom01odogGnMuJQiE/QzhwunkKJIN7DRXzRgBkTFatEW+HFw7lpVtL3b1FMBCc3oLwwfzqf0JWRObOAxEsYDOhzg550yIYDMCVFZaB1vHBhix7MJdGJE+LEpN6R/rYB7aKrXKSRxpeVLxA4gGIXb5omM4kLf9UUb3NULQbKl/QKiTNCQjShz7Pr7ZeVZDEMgBQJiBe4iav9R/FfHJI4C93Yp2dY7Jm17onwEu+iF2P/H546M/1V3FqfpcXKaomv1/0MXztzXOi3DbvNAj6NMcglNw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=QvyqKu9ySPdD8wag28no3B6bHKWFWw2Q+FjwUwXcQmd/vM4FhNQiIeUbsExNrxEqKiPWAfal/oMTTh+z11KANZCY9h/197FrO/PuckZbVNNqf8oRrNcLOTPV+lYPiyooIfiiFnl9H6ZX2RAD+2jDs/d7itH5I9wF/3jSfz2jgu7LkoG7tFWKJPlWud1nVKL9wGCZMFW24It5vFyG7kzHdeERGAMIzbLt6gLPlYF1dUEEDslwNqw/EvU/mU6b5R6igI8ujacv7ljcG3wLCSPmn2K9qWqyC1T1Zotny8zqE61qFum4LznvPKXKgXGp86Hc0dHyRr9nlqM7IOi1QN2zhA== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=8MY8DKFCDahw7Hp4T/2RfGWIjLymKyYnDO8MoP4QqHMBLDzZpYKnI3VXBHxOnDn2LBHfxRA32vXovgCCQ373m44g/gYLUR8COVzHwhobEf6ls/UV4apPXL4yb3U+bV5d0QGUPaP3DjbWmg1vr9qZ/wEdcmZh+jaWdupLDjJ7NHA= Received: from AS4P190CA0042.EURP190.PROD.OUTLOOK.COM (2603:10a6:20b:5d1::19) by AM9PR08MB6305.eurprd08.prod.outlook.com (2603:10a6:20b:284::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.25; Thu, 7 Dec 2023 15:22:20 +0000 Received: from AM4PEPF00027A61.eurprd04.prod.outlook.com (2603:10a6:20b:5d1:cafe::8e) by AS4P190CA0042.outlook.office365.com (2603:10a6:20b:5d1::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34 via Frontend Transport; Thu, 7 Dec 2023 15:22:20 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM4PEPF00027A61.mail.protection.outlook.com (10.167.16.70) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.20 via Frontend Transport; Thu, 7 Dec 2023 15:22:19 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Thu, 07 Dec 2023 15:22:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 5be0a96bea161e36 X-CR-MTA-TID: 64aa7808 Received: from a9fd763de7ed.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 6D0A3487-2EB5-4EAE-8655-71EDFCFCCFDA.1; Thu, 07 Dec 2023 15:22:13 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id a9fd763de7ed.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 07 Dec 2023 15:22:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FTOCM9ZPsIigzdMDYI3Q9O6Pf+0lTIS13TaRIc65NzNwdnv0R1DfZB5w1v8Gi/fvGrhi0ZKlinBL6RATctV4M+ttQbTaHQe8nA1M9DTChsQr5QRQU9CZCsRWMN1aCLfvdY+ykQl1t+ct4yjXl+753XRIhNAgQa6q7l6GjA9n8q/EILYRwQ53Iora6Qvs3X+mnVJODIN/QGmFw4MCL+BAiZd7DiyIfl0Og4hoHt429YLpN5lNPFxWnv7xJ10qSflI2RWzTrTgSa62FJ1DUGM3CgpwPzRDs/ZK89WxKgsw7goxa7HfX9li4nNoZuP6K2UXGI49qKcYJ6vPc4Tce/97KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=M8XkfqJJgFNdRjj5Ul/cQRVqOxwsuLdvnFpgOHfvh5ntjMBxcYyD0dAjqdzAYbsZBg6o9slyHx/fYP/Yd5VhhE6ttcZPArAibO23oCQyXGcgHY2khue4IC7m0EyBb5IvumA7J7uwWsUdXV73OrY/OH/iiF36FHoleB+tbhXRB+kfEhhylfJVDJmB8cqPEJAOajWXYQrTJQjUQwJ/TF+PY8NzemVsOR67vHzaL/fY2KIv4WhtzNTBdDQGJZqobDDFaywPZRZBxU84EUO5/Qen+zWIsj5RwG64n5KW01bgpz4zWYbnyi3XpoCq3Mfr3fj72GiuvsUswwQOrE6p2dGoWw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=SBEaP0+wISN7hJWbAXaGhSmmR5yxD1h36mPWIXsGiy8=; b=8MY8DKFCDahw7Hp4T/2RfGWIjLymKyYnDO8MoP4QqHMBLDzZpYKnI3VXBHxOnDn2LBHfxRA32vXovgCCQ373m44g/gYLUR8COVzHwhobEf6ls/UV4apPXL4yb3U+bV5d0QGUPaP3DjbWmg1vr9qZ/wEdcmZh+jaWdupLDjJ7NHA= Received: from AS9PR06CA0531.eurprd06.prod.outlook.com (2603:10a6:20b:49d::26) by PAVPR08MB9700.eurprd08.prod.outlook.com (2603:10a6:102:31f::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7046.34; Thu, 7 Dec 2023 15:22:11 +0000 Received: from AM3PEPF00009BA2.eurprd04.prod.outlook.com (2603:10a6:20b:49d:cafe::8b) by AS9PR06CA0531.outlook.office365.com (2603:10a6:20b:49d::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.27 via Frontend Transport; Thu, 7 Dec 2023 15:22:11 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM3PEPF00009BA2.mail.protection.outlook.com (10.167.16.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7068.24 via Frontend Transport; Thu, 7 Dec 2023 15:22:10 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 7 Dec 2023 15:22:08 +0000 Received: from e127754.cambridge.arm.com (10.1.34.67) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 7 Dec 2023 15:22:08 +0000 From: To: CC: Subject: [PATCH v2 1/3] [GCC] arm: vld1q_types_x2 ACLE intrinsics Date: Thu, 7 Dec 2023 15:21:54 +0000 Message-ID: <20231207152156.1426-2-Ezra.Sitorus@arm.com> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20231207152156.1426-1-Ezra.Sitorus@arm.com> References: <20231207152156.1426-1-Ezra.Sitorus@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM3PEPF00009BA2:EE_|PAVPR08MB9700:EE_|AM4PEPF00027A61:EE_|AM9PR08MB6305:EE_ X-MS-Office365-Filtering-Correlation-Id: 1bc016ca-7def-4003-f256-08dbf7384dec x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: LVWCcYQead7BzeM1PRF6+ScR6Kwl2N/7KKVBw/8hoVtbi4VpHteG9OCLoPVyzk3ds+8walw8zqxjWY3w70FXZSAY0ndwEwQeEos2w7FMM922gTZCLKpoPQSC6lUTYBPib3MWgDB2Fu4SvAmCoEX6Aor/g+Cb+bNRxfntd22Ee+BIsGwehJDHLXc0U08AFJEDdH+CdjI+mVE6198+rx4ApLVW/sBxQtuQj0IoB+eGEcoj2IRyMeGqeeCvPogjU8QNBs0Wg77hMCj2/f1brK+C8N4FnF7yIIVUa62d1HlonbLF41OaBtJbt9Sy7BA13HJdAjKbJJtWlLRYbGIzJNYITQLrGa+4FddJtTOYVSsyN/SwZiqPcp3Xyw9DgtgalXt9FmsUX0g00S3OrTHIFTwImrwCPgbpLSWtGzecwmkDMspBIo79KhxkXjBAtvpBHvNi0LJdaki4Ai9twcZhR4A+sk1Qq0SZ2xwdjOsEOsQ7yixejKEigk5MIy5gMJku4XQrCmZmEUB2rwykuKFkdF+InsSlAWy3u1Gbp4m5B6IcptQ2uVkzAY+WysUBVxdW/JfwQe9aRLbrfPSpirsTHXGtd529igmr+tzwyQua+G1wbh7Cj0YBMd36iLVfj4cjqR0LM5WNmduwRdidVe00tu1zw3geeqTXipq5HISI3gQGJ724nVn3KY033RobQgtDoDYWInA8EIcj90rtF3f9vfDZNv+LKUjFnknvvzDZSHD+uHcekCBuJAPzwQKrpoOlNVkRHHqepF4RRUz1rpCyk1m6lyYJXqzPB5uOXxNOWITt0azZbl1uNZDQPAzC0hqSv4t77DDspvBv/nNpT5LtjwyevuZolE8Vtc23DN20E98h2f0= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(376002)(39860400002)(346002)(230922051799003)(1800799012)(64100799003)(82310400011)(186009)(451199024)(40470700004)(36840700001)(46966006)(40460700003)(82740400003)(2616005)(26005)(336012)(7696005)(6666004)(1076003)(36860700001)(83380400001)(47076005)(8676002)(41300700001)(4326008)(8936002)(70206006)(478600001)(966005)(2876002)(316002)(6916009)(30864003)(2906002)(70586007)(356005)(81166007)(86362001)(5660300002)(36756003)(426003)(40480700001)(84970400001)(87944015)(36900700001)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9700 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A61.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: f1cd4f65-dc6f-486a-0b0a-08dbf738485b X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: m+TuRQoX72KTK141iG2AiIUcvp8yZlCFRGnn30hak+rxJkfEm8MWMV0iXdN6jpF6wfFDzcKNKxT++Cifpe2nLIrOXwhEb7QVuZZfk85KQ/m4z8t+2Yn/iWa7BqHUwu7hv3gdpwGsRflSE2+/2sbBqoSwd+oOZkHCrQbST65IgleQI7BQdh/vkqyK4jRukiZ8RhHXIRXyFmqKBWvtX44clpWkYwt/RbdiynN0wquzRZtyNZSL5Z540Hd5N1GyRcxr5rqbFdnRno3IRZkFYCm+3678HRISN38THGirSWwh/01KOHYTcBvH45VlCR2s9OP/d3tVrSCl7iZ3HIPhn3/t7rJr5hs/q6Q3n20hG1zyA0ydL3DoeWgG5CXWrJ/lLM0jqeTfwC0dwN8Ki7cYkN+XQiY/5TsXK9jMc9vwoMVYcKluuOg4ytSEWPHQn+ejKri2rEesNcl2AFQEgchAGuNxLd4ce1x4QSbMjtO189HPkUMwWmA/cto1A1ApcrAOkXWWLGuTnoCj9syIv0ua41dWUlNpb41vqDsAr1Y/s+0XZGWu5GF9P7qpyX2+II29rtvaKDgiIvtKlJwmVU4fYiSxNDh2fnbZ8qnHBxEwhYoeSF/eSh8M1W5XvEcU8MN3F8h7TDDNODqeuQqrZivtwOYFj3rLX5rpCzfyKt2qwPzOHyFPilN9H9P+XU9Ol8z2FQYILlpIRSFEkVcasAbKQ1OpfzYfiYjLkC9MFAOQt71VmJNis2uhPki+GjZhJYxgvznnHp0oW5InZ9Tuz2z83HBrzH4eZhCg/igW4K+n/Hdx21uYq6NS2CI67MpOBvM8Hgbs X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(396003)(346002)(39860400002)(376002)(136003)(230922051799003)(451199024)(186009)(1800799012)(64100799003)(82310400011)(40470700004)(46966006)(36840700001)(8676002)(8936002)(2616005)(4326008)(1076003)(5660300002)(966005)(36756003)(6666004)(7696005)(478600001)(316002)(70586007)(70206006)(6916009)(41300700001)(2906002)(30864003)(82740400003)(2876002)(81166007)(40480700001)(84970400001)(47076005)(40460700003)(36860700001)(86362001)(26005)(83380400001)(426003)(336012)(87944015)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Dec 2023 15:22:19.9879 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1bc016ca-7def-4003-f256-08dbf7384dec X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A61.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR08MB6305 X-Spam-Status: No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784637135877705543 X-GMAIL-MSGID: 1784637135877705543 From: Ezra Sitorus This patch is part of a series of patches implementing the _xN variants of the vld1q intrinsic for the arm port. This patch adds the _x2 variants of the vld1q intrinsic. ACLE documents: https://developer.arm.com/documentation/ihi0053/latest/ ISA documents: https://developer.arm.com/documentation/ddi0487/latest/ gcc/ChangeLog: * config/arm/arm_neon.h (vld1q_u8_x2, vld1q_u16_x2, vld1q_u32_x2, vld1q_u64_x2): New. (vld1q_s8_x2, vld1q_s16_x2, vld1q_s32_x2, vld1q_s64_x2): New. (vld1q_f16_x2, vld1q_f32_x2): New. (vld1q_p8_x2, vld1q_p16_x2, vld1q_p64_x2): New. (vld1q_bf16_x2): New. * config/arm/arm_neon_builtins.def (vld1_x2): New entries. * config/arm/neon.md (vld1_x2): New. gcc/testsuite/ChangeLog: * gcc.target/arm/simd/vld1q_base_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_bf16_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_fp16_xN_1.c: Add new test. * gcc.target/arm/simd/vld1q_p64_xN_1.c: Add new test. --- gcc/config/arm/arm_neon.h | 128 ++++++++++++++++++ gcc/config/arm/arm_neon_builtins.def | 1 + gcc/config/arm/neon.md | 10 ++ .../gcc.target/arm/simd/vld1q_base_xN_1.c | 67 +++++++++ .../gcc.target/arm/simd/vld1q_bf16_xN_1.c | 13 ++ .../gcc.target/arm/simd/vld1q_fp16_xN_1.c | 14 ++ .../gcc.target/arm/simd/vld1q_p64_xN_1.c | 14 ++ 7 files changed, 247 insertions(+) create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c create mode 100644 gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c diff --git a/gcc/config/arm/arm_neon.h b/gcc/config/arm/arm_neon.h index cdfdb44259a..3eb41c6bdc8 100644 --- a/gcc/config/arm/arm_neon.h +++ b/gcc/config/arm/arm_neon.h @@ -10403,6 +10403,15 @@ vld1q_p64 (const poly64_t * __a) return (poly64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline poly64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p64_x2 (const poly64_t * __a) +{ + union { poly64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #pragma GCC pop_options __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10432,6 +10441,42 @@ vld1q_s64 (const int64_t * __a) return (int64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline int8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s8_x2 (const int8_t * __a) +{ + union { int8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s16_x2 (const int16_t * __a) +{ + union { int16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline int32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s32_x2 (const int32_t * __a) +{ + union { int32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline int64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_s64_x2 (const int64_t * __a) +{ + union { int64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + #if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) __extension__ extern __inline float16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) @@ -10448,6 +10493,26 @@ vld1q_f32 (const float32_t * __a) return (float32x4_t)__builtin_neon_vld1v4sf ((const __builtin_neon_sf *) __a); } +#if defined (__ARM_FP16_FORMAT_IEEE) || defined (__ARM_FP16_FORMAT_ALTERNATIVE) +__extension__ extern __inline float16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f16_x2 (const float16_t * __a) +{ + union { float16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hf (__a); + return __rv.__i; +} +#endif + +__extension__ extern __inline float32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_f32_x2 (const float32_t * __a) +{ + union { float32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4sf ((const __builtin_neon_sf *) __a); + return __rv.__i; +} + __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_u8 (const uint8_t * __a) @@ -10476,6 +10541,42 @@ vld1q_u64 (const uint64_t * __a) return (uint64x2_t)__builtin_neon_vld1v2di ((const __builtin_neon_di *) __a); } +__extension__ extern __inline uint8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u8_x2 (const uint8_t * __a) +{ + union { uint8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u16_x2 (const uint16_t * __a) +{ + union { uint16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint32x4x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u32_x2 (const uint32_t * __a) +{ + union { uint32x4x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v4si ((const __builtin_neon_si *) __a); + return __rv.__i; +} + +__extension__ extern __inline uint64x2x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_u64_x2 (const uint64_t * __a) +{ + union { uint64x2x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v2di ((const __builtin_neon_di *) __a); + return __rv.__i; +} + __extension__ extern __inline poly8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1q_p8 (const poly8_t * __a) @@ -10490,6 +10591,24 @@ vld1q_p16 (const poly16_t * __a) return (poly16x8_t)__builtin_neon_vld1v8hi ((const __builtin_neon_hi *) __a); } +__extension__ extern __inline poly8x16x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p8_x2 (const poly8_t * __a) +{ + union { poly8x16x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v16qi ((const __builtin_neon_qi *) __a); + return __rv.__i; +} + +__extension__ extern __inline poly16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_p16_x2 (const poly16_t * __a) +{ + union { poly16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8hi ((const __builtin_neon_hi *) __a); + return __rv.__i; +} + __extension__ extern __inline int8x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld1_lane_s8 (const int8_t * __a, int8x8_t __b, const int __c) @@ -19782,6 +19901,15 @@ vld1q_bf16 (const bfloat16_t * __ptr) return __builtin_neon_vld1v8bf (__ptr); } +__extension__ extern __inline bfloat16x8x2_t +__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) +vld1q_bf16_x2 (const bfloat16_t * __ptr) +{ + union { bfloat16x8x2_t __i; __builtin_neon_oi __o; } __rv; + __rv.__o = __builtin_neon_vld1_x2v8bf ((const __builtin_neon_bf *) __ptr); + return __rv.__i; +} + __extension__ extern __inline bfloat16x4x2_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) vld2_bf16 (bfloat16_t const * __ptr) diff --git a/gcc/config/arm/arm_neon_builtins.def b/gcc/config/arm/arm_neon_builtins.def index 94b15238123..6a8f0cb2ce1 100644 --- a/gcc/config/arm/arm_neon_builtins.def +++ b/gcc/config/arm/arm_neon_builtins.def @@ -301,6 +301,7 @@ VAR1 (TERNOP, vtbx4, v8qi) VAR13 (LOAD1, vld1, v8qi, v4hi, v4hf, v2si, v2sf, v16qi, v8hi, v8hf, v4si, v4sf, v2di, v4bf, v8bf) +VAR7 (LOAD1, vld1_x2, v16qi, v8hi, v4si, v2di, v8hf, v4sf, v8bf) VAR12 (LOAD1LANE, vld1_lane, v8qi, v4hi, v2si, v2sf, di, v16qi, v8hi, v4si, v4sf, v2di, v4bf, v8bf) VAR10 (LOAD1, vld1_dup, diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index d213369ffc3..55049ea549f 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -4957,6 +4957,16 @@ if (BYTES_BIG_ENDIAN) [(set_attr "type" "neon_load1_1reg")] ) +(define_insn "neon_vld1_x2" + [(set (match_operand:OI 0 "s_register_operand" "=w") + (unspec:OI [(match_operand:OI 1 "neon_struct_operand" "Um") + (unspec:VQXBF [(const_int 0)] UNSPEC_VSTRUCTDUMMY)] + UNSPEC_VLD1))] + "TARGET_NEON" + "vld1.\t%h0, %A1" + [(set_attr "type" "neon_load1_2reg")] +) + ;; The lane numbers in the RTL are in GCC lane order, having been flipped ;; in arm_expand_neon_args. The lane numbers are restored to architectural ;; lane order here. diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c new file mode 100644 index 00000000000..1d31777afdf --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_base_xN_1.c @@ -0,0 +1,67 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon } */ + +#include "arm_neon.h" + +uint8x16x2_t test_vld1q_u8_x2 (uint8_t * a) +{ + return vld1q_u8_x2 (a); +} + +uint16x8x2_t test_vld1q_u16_x2 (uint16_t * a) +{ + return vld1q_u16_x2 (a); +} + +uint32x4x2_t test_vld1q_u32_x2 (uint32_t * a) +{ + return vld1q_u32_x2 (a); +} + +uint64x2x2_t test_vld1q_u64_x2 (uint64_t * a) +{ + return vld1q_u64_x2 (a); +} + +int8x16x2_t test_vld1q_s8_x2 (int8_t * a) +{ + return vld1q_s8_x2 (a); +} + +int16x8x2_t test_vld1q_s16_x2 (int16_t * a) +{ + return vld1q_s16_x2 (a); +} + +int32x4x2_t test_vld1q_s32_x2 (int32_t * a) +{ + return vld1q_s32_x2 (a); +} + +int64x2x2_t test_vld1q_s64_x2 (int64_t * a) +{ + return vld1q_s64_x2 (a); +} + +float32x4x2_t test_vld1q_f32_x2 (float32_t * a) +{ + return vld1q_f32_x2 (a); +} + +poly8x16x2_t test_vld1q_p8_x2 (poly8_t * a) +{ + return vld1q_p8_x2 (a); +} + +poly16x8x2_t test_vld1q_p16_x2 (poly16_t * a) +{ + return vld1q_p16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.8\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.32\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 3 } } */ +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 2 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c new file mode 100644 index 00000000000..5f6fc98640e --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_bf16_xN_1.c @@ -0,0 +1,13 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_v8_2a_bf16_neon_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_v8_2a_bf16_neon } */ + +#include "arm_neon.h" + +bfloat16x8x2_t test_vld1q_bf16_x2 (bfloat16_t * a) +{ + return vld1q_bf16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c new file mode 100644 index 00000000000..aecf491a4de --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_fp16_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_neon_fp16_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_neon_fp16 } */ + +#include "arm_neon.h" + +float16x8x2_t test_vld1q_f16_x2 (float16_t * a) +{ + return vld1q_f16_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.16\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+\]\n} 1 } } */ + diff --git a/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c new file mode 100644 index 00000000000..04ceb5e4a24 --- /dev/null +++ b/gcc/testsuite/gcc.target/arm/simd/vld1q_p64_xN_1.c @@ -0,0 +1,14 @@ +/* { dg-do assemble } */ +/* { dg-require-effective-target arm_crypto_ok } */ +/* { dg-options "-save-temps -O2" } */ +/* { dg-add-options arm_crypto } */ + +#include "arm_neon.h" + +poly64x2x2_t test_vld1q_p64_x2 (poly64_t * a) +{ + return vld1q_p64_x2 (a); +} + +/* { dg-final { scan-assembler-times {vld1.64\t\{d[0-9]+-d[0-9]+\}, \[r[0-9]+:64\]\n} 1 } } */ +