From patchwork Fri Oct 13 06:15:22 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2" X-Patchwork-Id: 152331 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2908:b0:403:3b70:6f57 with SMTP id ib8csp1691988vqb; Thu, 12 Oct 2023 23:16:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGgpBWYFQ8fLNcXPE8naKLNEG9baeneDR+1Wlq3eg6FP7vSHk8AsB3PnJLya4wMX/crkN2g X-Received: by 2002:a05:620a:25c9:b0:775:9ca1:7600 with SMTP id y9-20020a05620a25c900b007759ca17600mr31502067qko.49.1697177773333; Thu, 12 Oct 2023 23:16:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697177773; cv=none; d=google.com; s=arc-20160816; b=wyi4m9X7/XGphFSPsFat6OrZibf7MyraOvJ1v8/OjKnglLNKFGGn5Rw1OyQ9i1IlN/ 2tVp1Z1oyGqMF/Pg5Naz6g34fUkf36W+LRrWF/SZX2JNpB7DZU3PBOPOHEoRhjgCu5wg JxviXU/KPKiR4pd6+SpYTyqYhAxDDwS4in7UZniW9L7xrFnDKZWZnmARGaKaZ34ogAmn mKmAmj3Thy+Gj8JxTPyY3rWG2CuOJd+9i5VDa4D1cEj7b3vmk+LbagXDk25IyWp8msey X1DKOlZBi+0jgoJ5VvR8p9oS8/EFzrh+s4nkb9bUCSJQcHUldlajRtoiHmYXBz2kRYJl lTDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature :dmarc-filter:delivered-to; bh=jTlGqi19dDMBXM0BSD3sYb2gPG2ONLnfM2IJYtlPgsw=; fh=yqBQmCEeFYB2Wjmf8l8QkV/dOy5iKwSEx/iU/FYQjxU=; b=P2uGVwLyrZUumosyPNednt6kycN+AhvUoEsUclNEDcTuQUzqgUHnBnjAw6lqIWDOj+ MVUz7ZGwqAyQ0G0PlBLrENFCXDmn2Cjp8pgnFXdq5PZAWklJoyKo/4vOLpUyghoGn4f6 zU8bnpN7wZ0tp7k3FRV5kQ58f1E7IXz/7csdOt22S/RF0UYQvV+0KzpKx/iBsjqJnHDr z87YyjsQkyAbq3sLG6BEICZiQUOVX/+9jNtXGLeffJByMVpwBiIhD84oGO4we6Fxcc8Y M4RJqETB6BZ0JQjfwjKObwxo6n53CO29YcuPwFZWrSmUIAo9Al7d6ZffkQOK/ElJMXET lV2Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=eQHXvT6R; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id bp37-20020a05622a1ba500b004181c8806d7si743651qtb.216.2023.10.12.23.16.13 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Oct 2023 23:16:13 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=eQHXvT6R; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1FF7338582A1 for ; Fri, 13 Oct 2023 06:16:13 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.43]) by sourceware.org (Postfix) with ESMTPS id D23DD3858D1E for ; Fri, 13 Oct 2023 06:15:46 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D23DD3858D1E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=intel.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1697177748; x=1728713748; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=WGVgkXVeBVmttvfZqrfmWkG4C0g8qTLNWoX/Mul4/RY=; b=eQHXvT6RD8ics6S5pQV2fx7qkwaz1LsRN0n9M1kSuFF5pNjNUo/OkmHo dcPdBsRAkwHcCt5zE9JC/7BMA0z3Tqd/ebfBjMOuGb+FVw/A5Qiy6ajPA 4SNhN51YuMK7nujjduS3+f0nubBxX2yrQPCT5SKEkU9EWGnf1qboghwHa fftUCyRKL+aAl7uXJsMuuLjczl5JXLjS7huSAz7AphmYsni0EuRQuNeVe EKhW5/Ajj3bgsDwfSyenrbjhND1MdizxADiM4Ex0I1XFjQjqvDV8rml3B US32Ka3ZuYdyFqgtIqm4TOuk5Y5K+tipq/94fuWEoGYpozYp8aYqmu3ZZ Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="471347114" X-IronPort-AV: E=Sophos;i="6.03,221,1694761200"; d="scan'208";a="471347114" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Oct 2023 23:15:28 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10861"; a="704498116" X-IronPort-AV: E=Sophos;i="6.03,221,1694761200"; d="scan'208";a="704498116" Received: from shvmail03.sh.intel.com ([10.239.245.20]) by orsmga003.jf.intel.com with ESMTP; 12 Oct 2023 23:15:24 -0700 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail03.sh.intel.com (Postfix) with ESMTP id 8C1DE100571E; Fri, 13 Oct 2023 14:15:23 +0800 (CST) From: pan2.li@intel.com To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, pan2.li@intel.com, yanzhang.wang@intel.com, kito.cheng@gmail.com Subject: [PATCH v1] RISC-V: Add test for FP llround auto vectorization Date: Fri, 13 Oct 2023 14:15:22 +0800 Message-Id: <20231013061522.1647330-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779619880995373339 X-GMAIL-MSGID: 1779619880995373339 From: Pan Li The below FP API are supported already by sharing the same standard name, as well as the machine mode. long long llround (double); This patch would like to add the test cases for ensuring the correctness. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/unop/math-llround-0.c: New test. * gcc.target/riscv/rvv/autovec/unop/math-llround-run-0.c: New test. * gcc.target/riscv/rvv/autovec/vls/math-llround-0.c: New test. Signed-off-by: Pan Li Signed-off-by: Pan Li --- .../riscv/rvv/autovec/unop/math-llround-0.c | 20 ++++++ .../rvv/autovec/unop/math-llround-run-0.c | 64 +++++++++++++++++++ .../riscv/rvv/autovec/vls/math-llround-0.c | 30 +++++++++ 3 files changed, 114 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-0.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-run-0.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-llround-0.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-0.c new file mode 100644 index 00000000000..4f8b4553a91 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-0.c @@ -0,0 +1,20 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math -fno-schedule-insns -fno-schedule-insns2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ + +#include +#include "test-math.h" + +/* +** test_double_int64_t___builtin_llround: +** frrm\s+[atx][0-9]+ +** ... +** fsrmi\s+4 +** ... +** vsetvli\s+[atx][0-9]+,\s*zero,\s*e64,\s*m1,\s*ta,\s*ma +** vfcvt\.x\.f\.v\s+v[0-9]+,\s*v[0-9]+ +** ... +** fsrm\s+[atx][0-9]+ +** ret +*/ +TEST_UNARY_CALL_CVT (double, int64_t, __builtin_llround) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-run-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-run-0.c new file mode 100644 index 00000000000..c5b60847cc7 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llround-run-0.c @@ -0,0 +1,64 @@ +/* { dg-do run { target { riscv_v && rv64 } } } */ +/* { dg-additional-options "-std=c99 -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math" } */ + +#include +#include "test-math.h" + +#define ARRAY_SIZE 128 + +double in[ARRAY_SIZE]; +int64_t out[ARRAY_SIZE]; +int64_t ref[ARRAY_SIZE]; + +TEST_UNARY_CALL_CVT (double, int64_t, __builtin_llround) +TEST_ASSERT (int64_t) + +TEST_INIT_CVT (double, 1.2, int64_t, __builtin_llround (1.2), 1) +TEST_INIT_CVT (double, -1.2, int64_t, __builtin_llround (-1.2), 2) +TEST_INIT_CVT (double, 0.5, int64_t, __builtin_llround (0.5), 3) +TEST_INIT_CVT (double, -0.5, int64_t, __builtin_llround (-0.5), 4) +TEST_INIT_CVT (double, 0.1, int64_t, __builtin_llround (0.1), 5) +TEST_INIT_CVT (double, -0.1, int64_t, __builtin_llround (-0.1), 6) +TEST_INIT_CVT (double, 3.0, int64_t, __builtin_llround (3.0), 7) +TEST_INIT_CVT (double, -3.0, int64_t, __builtin_llround (-3.0), 8) +TEST_INIT_CVT (double, 4503599627370495.5, int64_t, __builtin_llround (4503599627370495.5), 9) +TEST_INIT_CVT (double, 4503599627370497.0, int64_t, __builtin_llround (4503599627370497.0), 10) +TEST_INIT_CVT (double, -4503599627370495.5, int64_t, __builtin_llround (-4503599627370495.5), 11) +TEST_INIT_CVT (double, -4503599627370496.0, int64_t, __builtin_llround (-4503599627370496.0), 12) +TEST_INIT_CVT (double, 0.0, int64_t, __builtin_llround (-0.0), 13) +TEST_INIT_CVT (double, -0.0, int64_t, __builtin_llround (-0.0), 14) +TEST_INIT_CVT (double, 9223372036854774784.0, int64_t, __builtin_llround (9223372036854774784.0), 15) +TEST_INIT_CVT (double, 9223372036854775808.0, int64_t, 0x7fffffffffffffff, 16) +TEST_INIT_CVT (double, -9223372036854775808.0, int64_t, __builtin_llround (-9223372036854775808.0), 17) +TEST_INIT_CVT (double, -9223372036854777856.0, int64_t, 0x8000000000000000, 18) +TEST_INIT_CVT (double, __builtin_inf (), int64_t, __builtin_llround (__builtin_inf ()), 19) +TEST_INIT_CVT (double, -__builtin_inf (), int64_t, __builtin_llround (-__builtin_inf ()), 20) +TEST_INIT_CVT (double, __builtin_nan (""), int64_t, 0x7fffffffffffffff, 21) + +int +main () +{ + RUN_TEST_CVT (double, int64_t, 1, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 2, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 3, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 4, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 5, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 6, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 7, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 8, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 9, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 10, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 11, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 12, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 13, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 14, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 15, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 16, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 17, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 18, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 19, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 20, __builtin_llround, in, out, ref, ARRAY_SIZE); + RUN_TEST_CVT (double, int64_t, 21, __builtin_llround, in, out, ref, ARRAY_SIZE); + + return 0; +} diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-llround-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-llround-0.c new file mode 100644 index 00000000000..9bed7648b43 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vls/math-llround-0.c @@ -0,0 +1,30 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv_zvl4096b -mabi=lp64d -O3 --param=riscv-autovec-lmul=m8 -ffast-math -fdump-tree-optimized" } */ + +#include "def.h" + +DEF_OP_V_CVT (llround, 1, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 2, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 4, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 8, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 16, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 32, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 64, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 128, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 256, double, int64_t, __builtin_llround) +DEF_OP_V_CVT (llround, 512, double, int64_t, __builtin_llround) + +/* { dg-final { scan-assembler-not {csrr} } } */ +/* { dg-final { scan-tree-dump-not "1,1" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2,2" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4,4" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "16,16" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "32,32" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "64,64" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "128,128" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "256,256" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "512,512" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "1024,1024" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "2048,2048" "optimized" } } */ +/* { dg-final { scan-tree-dump-not "4096,4096" "optimized" } } */ +/* { dg-final { scan-assembler-times {vfcvt\.x\.f\.v\s+v[0-9]+,\s*v[0-9]+} 9 } } */