From patchwork Sun Oct 8 01:54:08 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hongyu Wang X-Patchwork-Id: 149670 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a888:0:b0:403:3b70:6f57 with SMTP id x8csp1178287vqo; Sat, 7 Oct 2023 18:55:03 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGC+3+QeRE2gINvZYmM/QCGetGOW5C9C39ApPTbBqPPDqgu3qe8mYc/kG45oXL2HfZ8Se5Y X-Received: by 2002:a05:6402:355:b0:523:d51:bb2 with SMTP id r21-20020a056402035500b005230d510bb2mr9043802edw.15.1696730102920; Sat, 07 Oct 2023 18:55:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696730102; cv=none; d=google.com; s=arc-20160816; b=kND7cgF8az/xY2esnTmVxT3jy6eirzyb4mxu5PO25cZ/EvvRtwUi1l39DoIt/WA4Aq zUOcbUMEiS+UxahE8CqFgY5Et9pSLgsBS1FvjITvnuCRMOXW4S15cWhr9rrQnJA9uoQo L65RxhFD56Z20xEZCJhrgkhf3bJj0OpB+x/X8pdQ99qYbxQue6YcdgIq+3kCWjFyn8yP 8nWSx1KJSCz5DOLVHuAUMyowDLBbZXXt0fIXS61+ZwM31YkOhV1zBotADcmGTnWRnm9l ndMq6pUvJB1+OSzP3H8hTfhvId9AGJ6qweElXY5AGaMLTShIx3JJsXZGrsa2Bu0Z5Jgi OyEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature :dmarc-filter:delivered-to; bh=Rqvz/hZO7DSIHYtL21xWh3BBKtIrME5GngYh/FsCqds=; fh=teAkCfp8/+jdw+9cwKK1bUX4dNiR8PY1y3wBzpNarjY=; b=IOLgZazNbjc+Eg9epoRmYUog6HqbShun6ZjlbMT6D5RKQwl+VtBAFX0P13Na0OCnPh ZRrHYvAnuBkZ9qbpT55xvIs7yqBvJDtrghASWQemDNHbKIWKaoiDTQ3ldI6J9FUrzSuK O1UeQ6Xk3bjGmO+GkpTGfFc63Qg1op2mo/qohrSqyrX2A8ja7pI0NWRjLuqmmxHx90Zk BS95kw46sZPjh/WpWxDrCNvCeZWk//rSH2RTjRESrb5jjRc4ya/O6BvYREhp/uM9LyJN EnuqDSQOvTm+S2zuGwesZbkHPlcn6Pok6GNPdh50gqn2XrbZzzLGgoW7vQVOcPdmsRci gZEg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=J7CecAnZ; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id t8-20020aa7d708000000b00532e326b48csi3059974edq.182.2023.10.07.18.55.02 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 07 Oct 2023 18:55:02 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=J7CecAnZ; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id A1C8E385703F for ; Sun, 8 Oct 2023 01:55:01 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.136]) by sourceware.org (Postfix) with ESMTPS id E85443858D32 for ; Sun, 8 Oct 2023 01:54:12 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org E85443858D32 Authentication-Results: sourceware.org; dmarc=fail (p=none dis=none) header.from=intel.com Authentication-Results: sourceware.org; spf=fail smtp.mailfrom=gmail.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1696730053; x=1728266053; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=Y1B3Z8HYZcboe+6KdfsSbbZdS/UNz0+oyrF1RjvW5Rc=; b=J7CecAnZpv6UR3ZizhDjDeWHIk4tqU4j86VCgFT1cEVxUPJlLvst1YJe 22DL2bGRyOlhRXWjasf/GmCzom63Br3jBhRQGloNkO5edk4hqUawNBcsV 7t5ekQ6D7oCMbmQqDsEMAs9yyzg/MB8GQUXjQM6uiW783B3MsQrKLnniP rK2l6AjUqAbo4EVdwtLalH5z0bZwVPlyehFCrx529pruuCj2DyPRK4hV6 Il6OqOY7jYTKf9OMWNRZsBAaCQpQBC4U2msh4mg9JlZ/YBzqV3du2arLX k561PaVcyM3WdK/NdUvxwSHQuRWDBg2b/xx0f5bMuMRZmkcUN5QB1w/JH g==; X-IronPort-AV: E=McAfee;i="6600,9927,10856"; a="363326603" X-IronPort-AV: E=Sophos;i="6.03,207,1694761200"; d="scan'208";a="363326603" Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Oct 2023 18:54:11 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10856"; a="822964202" X-IronPort-AV: E=Sophos;i="6.03,207,1694761200"; d="scan'208";a="822964202" Received: from shvmail03.sh.intel.com ([10.239.245.20]) by fmsmga004.fm.intel.com with ESMTP; 07 Oct 2023 18:54:09 -0700 Received: from shliclel4217.sh.intel.com (shliclel4217.sh.intel.com [10.239.240.127]) by shvmail03.sh.intel.com (Postfix) with ESMTP id 99B3910056C4; Sun, 8 Oct 2023 09:54:08 +0800 (CST) From: Hongyu Wang To: gcc-patches@gcc.gnu.org Cc: hongtao.liu@intel.com Subject: [PATCH] [i386] Fix apx test fails on 32bit target Date: Sun, 8 Oct 2023 09:54:08 +0800 Message-Id: <20231008015408.2865454-1-hongyu.wang@intel.com> X-Mailer: git-send-email 2.31.1 MIME-Version: 1.0 X-Spam-Status: No, score=-10.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FORGED_FROMDOMAIN, FREEMAIL_FROM, GIT_PATCH_0, HEADER_FROM_DIFFERENT_DOMAINS, KAM_SHORT, SPF_HELO_NONE, SPF_SOFTFAIL, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779150464531679360 X-GMAIL-MSGID: 1779150464531679360 Since -mapxf works similar as -muintr that will emit error for 32bit target, add !ia32 target guard for apx related tests. Committed as obvious fix after test. gcc/testsuite/ChangeLog: * gcc.target/i386/apx-egprs-names.c: Compile for non-ia32. * gcc.target/i386/apx-inline-gpr-norex2.c: Likewise. * gcc.target/i386/apx-interrupt-1.c: Likewise. * gcc.target/i386/apx-legacy-insn-check-norex2-asm.c: Likewise. * gcc.target/i386/apx-legacy-insn-check-norex2.c: Likewise. --- gcc/testsuite/gcc.target/i386/apx-egprs-names.c | 2 +- gcc/testsuite/gcc.target/i386/apx-inline-gpr-norex2.c | 2 +- gcc/testsuite/gcc.target/i386/apx-interrupt-1.c | 2 +- .../gcc.target/i386/apx-legacy-insn-check-norex2-asm.c | 2 +- gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2.c | 2 +- 5 files changed, 5 insertions(+), 5 deletions(-) diff --git a/gcc/testsuite/gcc.target/i386/apx-egprs-names.c b/gcc/testsuite/gcc.target/i386/apx-egprs-names.c index 445bcf2c250..f0517e47c33 100644 --- a/gcc/testsuite/gcc.target/i386/apx-egprs-names.c +++ b/gcc/testsuite/gcc.target/i386/apx-egprs-names.c @@ -1,4 +1,4 @@ -/* { dg-do compile } */ +/* { dg-do compile { target { ! ia32 } } } */ /* { dg-options "-mapxf -m64" } */ /* { dg-final { scan-assembler "r31" } } */ /* { dg-final { scan-assembler "r30" } } */ diff --git a/gcc/testsuite/gcc.target/i386/apx-inline-gpr-norex2.c b/gcc/testsuite/gcc.target/i386/apx-inline-gpr-norex2.c index ffd8f954500..208d53dc774 100644 --- a/gcc/testsuite/gcc.target/i386/apx-inline-gpr-norex2.c +++ b/gcc/testsuite/gcc.target/i386/apx-inline-gpr-norex2.c @@ -1,4 +1,4 @@ -/* { dg-do compile } */ +/* { dg-do compile { target { ! ia32 } } } */ /* { dg-options "-O2 -mapxf -m64" } */ typedef unsigned int u32; diff --git a/gcc/testsuite/gcc.target/i386/apx-interrupt-1.c b/gcc/testsuite/gcc.target/i386/apx-interrupt-1.c index 441dbf04bf2..dc1fc3fe373 100644 --- a/gcc/testsuite/gcc.target/i386/apx-interrupt-1.c +++ b/gcc/testsuite/gcc.target/i386/apx-interrupt-1.c @@ -1,4 +1,4 @@ -/* { dg-do compile } */ +/* { dg-do compile { target { ! ia32 } } } */ /* { dg-options "-mapxf -m64 -O2 -mgeneral-regs-only -mno-cld -mno-push-args -maccumulate-outgoing-args" } */ extern void foo (void *) __attribute__ ((interrupt)); diff --git a/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2-asm.c b/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2-asm.c index 7ecc861435f..fb0f62e83e8 100644 --- a/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2-asm.c +++ b/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2-asm.c @@ -1,4 +1,4 @@ -/* { dg-do assemble { target apxf } } */ +/* { dg-do assemble { target { apxf && { ! ia32 } } } } */ /* { dg-options "-O1 -mapxf -m64 -DDTYPE32" } */ #include "apx-legacy-insn-check-norex2.c" diff --git a/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2.c b/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2.c index 771bcb078e1..641feafa27f 100644 --- a/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2.c +++ b/gcc/testsuite/gcc.target/i386/apx-legacy-insn-check-norex2.c @@ -1,4 +1,4 @@ -/* { dg-do compile } */ +/* { dg-do compile { target { ! ia32 } } } */ /* { dg-options "-O3 -mapxf -m64 -DDTYPE32" } */ #include