From patchwork Thu Jul 13 10:22:19 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christophe Lyon X-Patchwork-Id: 119758 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a6b2:0:b0:3e4:2afc:c1 with SMTP id c18csp1723803vqm; Thu, 13 Jul 2023 03:24:44 -0700 (PDT) X-Google-Smtp-Source: APBJJlF3Q3yXZGu7+7rCpxVifvsZFDfSyv1yRbP4moI12AF2wIC8G3p5Io2GChxYwGzLx2HDnuC0 X-Received: by 2002:a05:6512:3ba9:b0:4fb:8f81:4fe8 with SMTP id g41-20020a0565123ba900b004fb8f814fe8mr898100lfv.46.1689243883792; Thu, 13 Jul 2023 03:24:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689243883; cv=none; d=google.com; s=arc-20160816; b=bNoWfnojBdI69Zof0Lt7B3M40/kKyhlF4Xlvk6hhLfF8VZZCj6SKcEmpajIA/yVfhG 9xEwbXjOs7MdItQc96KIOiiETbhLKDj/eT5b3WI8IOGW7qwC7grs/SXzMzjsW50ysoAn tV1bblV6Eep+42rrPejaYanLNh2l5jLMmxTdkwuvSXpGD37HfiJQlMUn18IhOsacHT1E 5wcVtThUThfFPold3gqIPT4Eil51/nCVLfu92WBh7p/2FL8UUo5KcyA6UfC0kujdHsmV 2HfCu/3ESY06eGMDvTqSe2M7wCdl5I8MoBhz/1VCne1mU6E1qllCgQIezWEcUzjUrbQL 7KwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post :list-archive:list-unsubscribe:list-id:precedence :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:dmarc-filter:delivered-to:dkim-signature:dkim-filter; bh=vOwEhTwvf5CZaQmVnE2DZABhZ/riDlDW7+azoh2lzrk=; fh=XxyM7Ym2GZuIk6CR9Av7X+K6FIjQnvqQn0ljduIMmhY=; b=hIIplqLAE2M/uk5RCt47hCNqwHTO8L8CsK7QBHXqWLoH00DdvKGKyQWga7GZj2MEde IcGIsHMEPmHgBKoprxVrDhKW165nQJT6joDoeV/6TtDH5NPb5rQul1YuJaA2NjuOKQBc 6ANK1+ohHa+cITbxHzkTpH0E5aCFAZwC5FIHzELeUPfsHwfm+hXwk8w3y8lDCyqU+yoK DR/bWjfMGn41rSULHQTzfQpQD/avMcniJrYuaVqggoa82r2275ScJBvMkjqfEcwNBQEv +azIye94fivKxVh80ZF2pjJRk22KyPnlJ4nNjVvCtnIfeI3V88cgCJt04OyqwTptFxeh XlEw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=rOLP7kXw; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id d10-20020a05640208ca00b0051da8fd756dsi332019edz.165.2023.07.13.03.24.43 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Jul 2023 03:24:43 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=rOLP7kXw; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 721713856DC2 for ; Thu, 13 Jul 2023 10:24:28 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 721713856DC2 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1689243868; bh=vOwEhTwvf5CZaQmVnE2DZABhZ/riDlDW7+azoh2lzrk=; h=To:Cc:Subject:Date:List-Id:List-Unsubscribe:List-Archive: List-Post:List-Help:List-Subscribe:From:Reply-To:From; b=rOLP7kXw6VDK8JtuEfP0EkVzkrNN9oydWY4DBBmSa6TWyNTvq9Fzgzn8OkQqNN0UC +y4Z3yJRfufxxV8CawsWPDDoFw0sVgj0Q1LyFCGWK4zgsSmB/A0hzuPGX3ITyWAiIF R1QTF0h/8sg0UQ88VFn0bg76qSNYuuHOaxrlIMfk= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mail-oi1-x22b.google.com (mail-oi1-x22b.google.com [IPv6:2607:f8b0:4864:20::22b]) by sourceware.org (Postfix) with ESMTPS id 99E023857B98 for ; Thu, 13 Jul 2023 10:22:30 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 99E023857B98 Received: by mail-oi1-x22b.google.com with SMTP id 5614622812f47-3a3b7fafd61so508447b6e.2 for ; Thu, 13 Jul 2023 03:22:30 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1689243749; x=1691835749; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=vOwEhTwvf5CZaQmVnE2DZABhZ/riDlDW7+azoh2lzrk=; b=YcoOcNg3gKHbQiG7c5VrIA98pb58RbJG6d15C0ZAoKhI+8t10g1T3NfrMrArayndCk UjN+yat0i8XriZdM0EZ1F3KgfyebE20zo1ZwWJeK89fhcne3DBJDYuExVOUPR2p1vsN8 0xBffFOj6gvafcPRXXrTVMWxeE2/GCeLe8pRPKwSQHsCkll6vMsKKvrdeX797HeCiYni iwwGbjz1JjMwHi0whNF+awLYqzLVqhHjlb6oIQvKhpkf8R7nKzghkgHgmE/tGptJuCXT dejZ3TmZIfofFJZwUmq54VwjjDguj+VAbKAONGaC4nGZWhjMnsGHFLIFlzCt5iLXj/e9 P3/w== X-Gm-Message-State: ABy/qLb2EMYgowMWkukZiWj761QE2jWM0nj9I0rUD7H2FZuVwGwAzQ4S RnevGlK/ClaOUYGEfCaG4i7O0OyoD6w7W2AqIB1dq4sPWJk= X-Received: by 2002:a05:6808:638a:b0:3a3:82a1:d1e7 with SMTP id ec10-20020a056808638a00b003a382a1d1e7mr1190916oib.6.1689243749579; Thu, 13 Jul 2023 03:22:29 -0700 (PDT) Received: from localhost.localdomain ([139.178.84.207]) by smtp.gmail.com with ESMTPSA id a9-20020a05680802c900b003a020d24d7dsm2707263oid.56.2023.07.13.03.22.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 13 Jul 2023 03:22:29 -0700 (PDT) To: gcc-patches@gcc.gnu.org, Kyrylo.Tkachov@arm.com, richard.earnshaw@arm.com, richard.sandiford@arm.com Cc: Christophe Lyon Subject: [PATCH 1/6] arm: [MVE intrinsics] Factorize vcaddq vhcaddq Date: Thu, 13 Jul 2023 10:22:19 +0000 Message-Id: <20230713102224.1161596-1-christophe.lyon@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Christophe Lyon via Gcc-patches From: Christophe Lyon Reply-To: Christophe Lyon Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771300594508651986 X-GMAIL-MSGID: 1771300594508651986 Factorize vcaddq, vhcaddq so that they use the same parameterized names. To be able to use the same patterns, we add a suffix to vcaddq. Note that vcadd uses UNSPEC_VCADDxx for builtins without predication, and VCADDQ_ROTxx_M_x (that is, not starting with "UNSPEC_"). The UNPEC_* names are also used by neon.md 2023-07-13 Christophe Lyon gcc/ * config/arm/arm_mve_builtins.def (vcaddq_rot90_, vcaddq_rot270_) (vcaddq_rot90_f, vcaddq_rot90_f): Add "_" or "_f" suffix. * config/arm/iterators.md (mve_insn): Add vcadd, vhcadd. (isu): Add UNSPEC_VCADD90, UNSPEC_VCADD270, VCADDQ_ROT270_M_U, VCADDQ_ROT270_M_S, VCADDQ_ROT90_M_U, VCADDQ_ROT90_M_S, VHCADDQ_ROT90_M_S, VHCADDQ_ROT270_M_S, VHCADDQ_ROT90_S, VHCADDQ_ROT270_S. (rot): Add VCADDQ_ROT90_M_F, VCADDQ_ROT90_M_S, VCADDQ_ROT90_M_U, VCADDQ_ROT270_M_F, VCADDQ_ROT270_M_S, VCADDQ_ROT270_M_U, VHCADDQ_ROT90_S, VHCADDQ_ROT270_S, VHCADDQ_ROT90_M_S, VHCADDQ_ROT270_M_S. (mve_rot): Add VCADDQ_ROT90_M_F, VCADDQ_ROT90_M_S, VCADDQ_ROT90_M_U, VCADDQ_ROT270_M_F, VCADDQ_ROT270_M_S, VCADDQ_ROT270_M_U, VHCADDQ_ROT90_S, VHCADDQ_ROT270_S, VHCADDQ_ROT90_M_S, VHCADDQ_ROT270_M_S. (supf): Add VHCADDQ_ROT90_M_S, VHCADDQ_ROT270_M_S, VHCADDQ_ROT90_S, VHCADDQ_ROT270_S, UNSPEC_VCADD90, UNSPEC_VCADD270. (VCADDQ_ROT270_M): Delete. (VCADDQ_M_F VxCADDQ VxCADDQ_M): New. (VCADDQ_ROT90_M): Delete. * config/arm/mve.md (mve_vcaddq) (mve_vhcaddq_rot270_s, mve_vhcaddq_rot90_s): Merge into ... (@mve_q_): ... this. (mve_vcaddq): Rename into ... (@mve_q_f): ... this (mve_vcaddq_rot270_m_) (mve_vcaddq_rot90_m_, mve_vhcaddq_rot270_m_s) (mve_vhcaddq_rot90_m_s): Merge into ... (@mve_q_m_): ... this. (mve_vcaddq_rot270_m_f, mve_vcaddq_rot90_m_f): Merge into ... (@mve_q_m_f): ... this. --- gcc/config/arm/arm_mve_builtins.def | 6 +- gcc/config/arm/iterators.md | 38 +++++++- gcc/config/arm/mve.md | 135 +++++----------------------- 3 files changed, 62 insertions(+), 117 deletions(-) diff --git a/gcc/config/arm/arm_mve_builtins.def b/gcc/config/arm/arm_mve_builtins.def index 8de765de3b0..63ad1845593 100644 --- a/gcc/config/arm/arm_mve_builtins.def +++ b/gcc/config/arm/arm_mve_builtins.def @@ -187,6 +187,10 @@ VAR3 (BINOP_NONE_NONE_NONE, vmaxvq_s, v16qi, v8hi, v4si) VAR3 (BINOP_NONE_NONE_NONE, vmaxq_s, v16qi, v8hi, v4si) VAR3 (BINOP_NONE_NONE_NONE, vhsubq_s, v16qi, v8hi, v4si) VAR3 (BINOP_NONE_NONE_NONE, vhsubq_n_s, v16qi, v8hi, v4si) +VAR3 (BINOP_NONE_NONE_NONE, vcaddq_rot90_, v16qi, v8hi, v4si) +VAR3 (BINOP_NONE_NONE_NONE, vcaddq_rot270_, v16qi, v8hi, v4si) +VAR2 (BINOP_NONE_NONE_NONE, vcaddq_rot90_f, v8hf, v4sf) +VAR2 (BINOP_NONE_NONE_NONE, vcaddq_rot270_f, v8hf, v4sf) VAR3 (BINOP_NONE_NONE_NONE, vhcaddq_rot90_s, v16qi, v8hi, v4si) VAR3 (BINOP_NONE_NONE_NONE, vhcaddq_rot270_s, v16qi, v8hi, v4si) VAR3 (BINOP_NONE_NONE_NONE, vhaddq_s, v16qi, v8hi, v4si) @@ -870,8 +874,6 @@ VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlcq_m_vec_u, v16qi, v8hi, v4si) VAR3 (QUADOP_UNONE_UNONE_UNONE_IMM_PRED, vshlcq_m_carry_u, v16qi, v8hi, v4si) /* optabs without any suffixes. */ -VAR5 (BINOP_NONE_NONE_NONE, vcaddq_rot90, v16qi, v8hi, v4si, v8hf, v4sf) -VAR5 (BINOP_NONE_NONE_NONE, vcaddq_rot270, v16qi, v8hi, v4si, v8hf, v4sf) VAR2 (BINOP_NONE_NONE_NONE, vcmulq_rot90, v8hf, v4sf) VAR2 (BINOP_NONE_NONE_NONE, vcmulq_rot270, v8hf, v4sf) VAR2 (BINOP_NONE_NONE_NONE, vcmulq_rot180, v8hf, v4sf) diff --git a/gcc/config/arm/iterators.md b/gcc/config/arm/iterators.md index 9e77af55d60..da1ead34e58 100644 --- a/gcc/config/arm/iterators.md +++ b/gcc/config/arm/iterators.md @@ -902,6 +902,7 @@ ]) (define_int_attr mve_insn [ + (UNSPEC_VCADD90 "vcadd") (UNSPEC_VCADD270 "vcadd") (VABAVQ_P_S "vabav") (VABAVQ_P_U "vabav") (VABAVQ_S "vabav") (VABAVQ_U "vabav") (VABDQ_M_S "vabd") (VABDQ_M_U "vabd") (VABDQ_M_F "vabd") @@ -925,6 +926,8 @@ (VBICQ_N_S "vbic") (VBICQ_N_U "vbic") (VBRSRQ_M_N_S "vbrsr") (VBRSRQ_M_N_U "vbrsr") (VBRSRQ_M_N_F "vbrsr") (VBRSRQ_N_S "vbrsr") (VBRSRQ_N_U "vbrsr") (VBRSRQ_N_F "vbrsr") + (VCADDQ_ROT270_M_U "vcadd") (VCADDQ_ROT270_M_S "vcadd") (VCADDQ_ROT270_M_F "vcadd") + (VCADDQ_ROT90_M_U "vcadd") (VCADDQ_ROT90_M_S "vcadd") (VCADDQ_ROT90_M_F "vcadd") (VCLSQ_M_S "vcls") (VCLSQ_S "vcls") (VCLZQ_M_S "vclz") (VCLZQ_M_U "vclz") @@ -944,6 +947,8 @@ (VHADDQ_M_S "vhadd") (VHADDQ_M_U "vhadd") (VHADDQ_N_S "vhadd") (VHADDQ_N_U "vhadd") (VHADDQ_S "vhadd") (VHADDQ_U "vhadd") + (VHCADDQ_ROT90_M_S "vhcadd") (VHCADDQ_ROT270_M_S "vhcadd") + (VHCADDQ_ROT90_S "vhcadd") (VHCADDQ_ROT270_S "vhcadd") (VHSUBQ_M_N_S "vhsub") (VHSUBQ_M_N_U "vhsub") (VHSUBQ_M_S "vhsub") (VHSUBQ_M_U "vhsub") (VHSUBQ_N_S "vhsub") (VHSUBQ_N_U "vhsub") @@ -1190,7 +1195,10 @@ ]) (define_int_attr isu [ + (UNSPEC_VCADD90 "i") (UNSPEC_VCADD270 "i") (VABSQ_M_S "s") + (VCADDQ_ROT270_M_U "i") (VCADDQ_ROT270_M_S "i") + (VCADDQ_ROT90_M_U "i") (VCADDQ_ROT90_M_S "i") (VCLSQ_M_S "s") (VCLZQ_M_S "i") (VCLZQ_M_U "i") @@ -1214,6 +1222,8 @@ (VCMPNEQ_M_N_U "i") (VCMPNEQ_M_S "i") (VCMPNEQ_M_U "i") + (VHCADDQ_ROT90_M_S "s") (VHCADDQ_ROT270_M_S "s") + (VHCADDQ_ROT90_S "s") (VHCADDQ_ROT270_S "s") (VMOVNBQ_M_S "i") (VMOVNBQ_M_U "i") (VMOVNBQ_S "i") (VMOVNBQ_U "i") (VMOVNTQ_M_S "i") (VMOVNTQ_M_U "i") @@ -2155,6 +2165,16 @@ (define_int_attr rot [(UNSPEC_VCADD90 "90") (UNSPEC_VCADD270 "270") + (VCADDQ_ROT90_M_F "90") + (VCADDQ_ROT90_M_S "90") + (VCADDQ_ROT90_M_U "90") + (VCADDQ_ROT270_M_F "270") + (VCADDQ_ROT270_M_S "270") + (VCADDQ_ROT270_M_U "270") + (VHCADDQ_ROT90_S "90") + (VHCADDQ_ROT270_S "270") + (VHCADDQ_ROT90_M_S "90") + (VHCADDQ_ROT270_M_S "270") (UNSPEC_VCMUL "0") (UNSPEC_VCMUL90 "90") (UNSPEC_VCMUL180 "180") @@ -2193,6 +2213,16 @@ (define_int_attr mve_rot [(UNSPEC_VCADD90 "_rot90") (UNSPEC_VCADD270 "_rot270") + (VCADDQ_ROT90_M_F "_rot90") + (VCADDQ_ROT90_M_S "_rot90") + (VCADDQ_ROT90_M_U "_rot90") + (VCADDQ_ROT270_M_F "_rot270") + (VCADDQ_ROT270_M_S "_rot270") + (VCADDQ_ROT270_M_U "_rot270") + (VHCADDQ_ROT90_S "_rot90") + (VHCADDQ_ROT270_S "_rot270") + (VHCADDQ_ROT90_M_S "_rot90") + (VHCADDQ_ROT270_M_S "_rot270") (UNSPEC_VCMLA "") (UNSPEC_VCMLA90 "_rot90") (UNSPEC_VCMLA180 "_rot180") @@ -2535,6 +2565,9 @@ (VRMLALDAVHAQ_P_S "s") (VRMLALDAVHAQ_P_U "u") (VQSHLUQ_M_N_S "s") (VQSHLUQ_N_S "s") + (VHCADDQ_ROT90_M_S "s") (VHCADDQ_ROT270_M_S "s") + (VHCADDQ_ROT90_S "s") (VHCADDQ_ROT270_S "s") + (UNSPEC_VCADD90 "") (UNSPEC_VCADD270 "") ]) ;; Both kinds of return insn. @@ -2767,7 +2800,9 @@ (define_int_iterator VANDQ_M [VANDQ_M_U VANDQ_M_S]) (define_int_iterator VBICQ_M [VBICQ_M_U VBICQ_M_S]) (define_int_iterator VSHLQ_M_N [VSHLQ_M_N_S VSHLQ_M_N_U]) -(define_int_iterator VCADDQ_ROT270_M [VCADDQ_ROT270_M_U VCADDQ_ROT270_M_S]) +(define_int_iterator VCADDQ_M_F [VCADDQ_ROT90_M_F VCADDQ_ROT270_M_F]) +(define_int_iterator VxCADDQ [UNSPEC_VCADD90 UNSPEC_VCADD270 VHCADDQ_ROT90_S VHCADDQ_ROT270_S]) +(define_int_iterator VxCADDQ_M [VHCADDQ_ROT90_M_S VHCADDQ_ROT270_M_S VCADDQ_ROT90_M_U VCADDQ_ROT90_M_S VCADDQ_ROT270_M_U VCADDQ_ROT270_M_S]) (define_int_iterator VQRSHLQ_M [VQRSHLQ_M_U VQRSHLQ_M_S]) (define_int_iterator VQADDQ_M_N [VQADDQ_M_N_U VQADDQ_M_N_S]) (define_int_iterator VADDQ_M_N [VADDQ_M_N_S VADDQ_M_N_U]) @@ -2777,7 +2812,6 @@ (define_int_iterator VMLADAVAQ_P [VMLADAVAQ_P_U VMLADAVAQ_P_S]) (define_int_iterator VBRSRQ_M_N [VBRSRQ_M_N_U VBRSRQ_M_N_S]) (define_int_iterator VMULQ_M_N [VMULQ_M_N_U VMULQ_M_N_S]) -(define_int_iterator VCADDQ_ROT90_M [VCADDQ_ROT90_M_U VCADDQ_ROT90_M_S]) (define_int_iterator VMULLTQ_INT_M [VMULLTQ_INT_M_S VMULLTQ_INT_M_U]) (define_int_iterator VEORQ_M [VEORQ_M_S VEORQ_M_U]) (define_int_iterator VSHRQ_M_N [VSHRQ_M_N_S VSHRQ_M_N_U]) diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md index 74909ce47e1..a6db6d1b81d 100644 --- a/gcc/config/arm/mve.md +++ b/gcc/config/arm/mve.md @@ -839,17 +839,20 @@ ]) ;; -;; [vcaddq, vcaddq_rot90, vcadd_rot180, vcadd_rot270]) +;; [vcaddq_rot90_s, vcadd_rot90_u] +;; [vcaddq_rot270_s, vcadd_rot270_u] +;; [vhcaddq_rot90_s] +;; [vhcaddq_rot270_s] ;; -(define_insn "mve_vcaddq" +(define_insn "@mve_q_" [ (set (match_operand:MVE_2 0 "s_register_operand" "") (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "w") (match_operand:MVE_2 2 "s_register_operand" "w")] - VCADD)) + VxCADDQ)) ] "TARGET_HAVE_MVE" - "vcadd.i%# %q0, %q1, %q2, #" + ".%#\t%q0, %q1, %q2, #" [(set_attr "type" "mve_move") ]) @@ -904,36 +907,6 @@ [(set_attr "type" "mve_move") ]) -;; -;; [vhcaddq_rot270_s]) -;; -(define_insn "mve_vhcaddq_rot270_s" - [ - (set (match_operand:MVE_2 0 "s_register_operand" "") - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "w") - (match_operand:MVE_2 2 "s_register_operand" "w")] - VHCADDQ_ROT270_S)) - ] - "TARGET_HAVE_MVE" - "vhcadd.s%#\t%q0, %q1, %q2, #270" - [(set_attr "type" "mve_move") -]) - -;; -;; [vhcaddq_rot90_s]) -;; -(define_insn "mve_vhcaddq_rot90_s" - [ - (set (match_operand:MVE_2 0 "s_register_operand" "") - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "w") - (match_operand:MVE_2 2 "s_register_operand" "w")] - VHCADDQ_ROT90_S)) - ] - "TARGET_HAVE_MVE" - "vhcadd.s%#\t%q0, %q1, %q2, #90" - [(set_attr "type" "mve_move") -]) - ;; ;; [vmaxaq_s] ;; [vminaq_s] @@ -1238,9 +1211,9 @@ ]) ;; -;; [vcaddq, vcaddq_rot90, vcadd_rot180, vcadd_rot270]) +;; [vcaddq_rot90_f, vcaddq_rot270_f] ;; -(define_insn "mve_vcaddq" +(define_insn "@mve_q_f" [ (set (match_operand:MVE_0 0 "s_register_operand" "") (unspec:MVE_0 [(match_operand:MVE_0 1 "s_register_operand" "w") @@ -1248,7 +1221,7 @@ VCADD)) ] "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" - "vcadd.f%# %q0, %q1, %q2, #" + ".f%#\t%q0, %q1, %q2, #" [(set_attr "type" "mve_move") ]) @@ -2788,36 +2761,22 @@ (set_attr "length""8")]) ;; -;; [vcaddq_rot270_m_u, vcaddq_rot270_m_s]) +;; [vcaddq_rot90_m_u, vcaddq_rot90_m_s] +;; [vcaddq_rot270_m_u, vcaddq_rot270_m_s] +;; [vhcaddq_rot90_m_s] +;; [vhcaddq_rot270_m_s] ;; -(define_insn "mve_vcaddq_rot270_m_" +(define_insn "@mve_q_m_" [ (set (match_operand:MVE_2 0 "s_register_operand" "") (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "0") (match_operand:MVE_2 2 "s_register_operand" "w") (match_operand:MVE_2 3 "s_register_operand" "w") (match_operand: 4 "vpr_register_operand" "Up")] - VCADDQ_ROT270_M)) + VxCADDQ_M)) ] "TARGET_HAVE_MVE" - "vpst\;vcaddt.i%# %q0, %q2, %q3, #270" - [(set_attr "type" "mve_move") - (set_attr "length""8")]) - -;; -;; [vcaddq_rot90_m_u, vcaddq_rot90_m_s]) -;; -(define_insn "mve_vcaddq_rot90_m_" - [ - (set (match_operand:MVE_2 0 "s_register_operand" "") - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "0") - (match_operand:MVE_2 2 "s_register_operand" "w") - (match_operand:MVE_2 3 "s_register_operand" "w") - (match_operand: 4 "vpr_register_operand" "Up")] - VCADDQ_ROT90_M)) - ] - "TARGET_HAVE_MVE" - "vpst\;vcaddt.i%# %q0, %q2, %q3, #90" + "vpst\;t.%#\t%q0, %q2, %q3, #" [(set_attr "type" "mve_move") (set_attr "length""8")]) @@ -2974,40 +2933,6 @@ [(set_attr "type" "mve_move") (set_attr "length""8")]) -;; -;; [vhcaddq_rot270_m_s]) -;; -(define_insn "mve_vhcaddq_rot270_m_s" - [ - (set (match_operand:MVE_2 0 "s_register_operand" "") - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "0") - (match_operand:MVE_2 2 "s_register_operand" "w") - (match_operand:MVE_2 3 "s_register_operand" "w") - (match_operand: 4 "vpr_register_operand" "Up")] - VHCADDQ_ROT270_M_S)) - ] - "TARGET_HAVE_MVE" - "vpst\;vhcaddt.s%#\t%q0, %q2, %q3, #270" - [(set_attr "type" "mve_move") - (set_attr "length""8")]) - -;; -;; [vhcaddq_rot90_m_s]) -;; -(define_insn "mve_vhcaddq_rot90_m_s" - [ - (set (match_operand:MVE_2 0 "s_register_operand" "") - (unspec:MVE_2 [(match_operand:MVE_2 1 "s_register_operand" "0") - (match_operand:MVE_2 2 "s_register_operand" "w") - (match_operand:MVE_2 3 "s_register_operand" "w") - (match_operand: 4 "vpr_register_operand" "Up")] - VHCADDQ_ROT90_M_S)) - ] - "TARGET_HAVE_MVE" - "vpst\;vhcaddt.s%#\t%q0, %q2, %q3, #90" - [(set_attr "type" "mve_move") - (set_attr "length""8")]) - ;; ;; [vmlaldavaq_p_u, vmlaldavaq_p_s] ;; [vmlaldavaxq_p_s] @@ -3247,36 +3172,20 @@ (set_attr "length""8")]) ;; -;; [vcaddq_rot270_m_f]) -;; -(define_insn "mve_vcaddq_rot270_m_f" - [ - (set (match_operand:MVE_0 0 "s_register_operand" "") - (unspec:MVE_0 [(match_operand:MVE_0 1 "s_register_operand" "0") - (match_operand:MVE_0 2 "s_register_operand" "w") - (match_operand:MVE_0 3 "s_register_operand" "w") - (match_operand: 4 "vpr_register_operand" "Up")] - VCADDQ_ROT270_M_F)) - ] - "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" - "vpst\;vcaddt.f%# %q0, %q2, %q3, #270" - [(set_attr "type" "mve_move") - (set_attr "length""8")]) - -;; -;; [vcaddq_rot90_m_f]) +;; [vcaddq_rot90_m_f] +;; [vcaddq_rot270_m_f] ;; -(define_insn "mve_vcaddq_rot90_m_f" +(define_insn "@mve_q_m_f" [ (set (match_operand:MVE_0 0 "s_register_operand" "") (unspec:MVE_0 [(match_operand:MVE_0 1 "s_register_operand" "0") (match_operand:MVE_0 2 "s_register_operand" "w") (match_operand:MVE_0 3 "s_register_operand" "w") (match_operand: 4 "vpr_register_operand" "Up")] - VCADDQ_ROT90_M_F)) + VCADDQ_M_F)) ] "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" - "vpst\;vcaddt.f%# %q0, %q2, %q3, #90" + "vpst\;t.f%#\t%q0, %q2, %q3, #" [(set_attr "type" "mve_move") (set_attr "length""8")])