From patchwork Tue May 16 06:52:01 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2 via Gcc-patches" X-Patchwork-Id: 94463 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp223064vqo; Mon, 15 May 2023 23:53:17 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4hnDLwGRUGbcTUd24qFlg4KvxUCx+RVFao7eXPy5rOKS3ors1vHh6BR2e6m5IDfovcQYPi X-Received: by 2002:adf:f54c:0:b0:307:a24f:c15e with SMTP id j12-20020adff54c000000b00307a24fc15emr17963227wrp.39.1684219997457; Mon, 15 May 2023 23:53:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1684219997; cv=none; d=google.com; s=arc-20160816; b=zp8wLBRszT5ogQGsEBdhiSIo048OuuqxJOWncezhCGWEDPso0opSdoVNRxKyoZfBR6 nnYcQN3C0vm+6OV9dmkTtpu8RVnvHcJM8VLkLuRBRcrE573xVM1nTtMUq6mzIvcD3ZJF xImVF0tq0oFk1uCGS9DoIipdjC8WobBjx/aRe6lsVd8Wo7LT/mWNuDKYwUFp+CpeGl7h 7Movol9u5LPJyEe30Kzkt4U+4wB2h8T3vKYFOMk8uScsnjBAaiLVkonnvoOOx3L3jWOv Z1EQhcMm7YHDqkTS+vuH6td9OUTtQR98pSCcJ9WyDkC0rtlLx1c12Rl5DJ7mRBCJ2D7Q W/dg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post :list-archive:list-unsubscribe:list-id:precedence :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:dmarc-filter:delivered-to:dkim-signature:dkim-filter; bh=F878w0pamcX2katMAwFKt97Eol3im2pHTtiSyCpaEOc=; b=lCHQA/BhvLugnl/w7Cobn02rHbzS8AxALMmDfdLOffgdJTZ4dGnAJMCiQ/Cd0EtCH0 HaeEMvP9cJZ6zLpOGD1S9Z5oVK6I+5bX/hjCDLhZRex4Qge0k/OhaJOTAWwMi5ssVnPC gWtg5w0OfsuvCwrEpDlmlSjk8LaW4Oa+Gqm1/mcNOjxO1NVxRtbPOj+EqQ972tYS5cdg jhH6qOI+upycyDFMMGH0Z3c/GD6L6DkdvPLmq6lr9mkHnx5DVwUldQVOp5QZYe2nl0EG 7cx2GiW9ikytMzq6rJOnBsiu4B0gCqtskiEuFqS29LL05M7BiftoG3RUy3kTwAVJ/9o5 2zNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=fO5tmO+R; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id dc19-20020a170906c7d300b0094f50e7bbb2si12083021ejb.660.2023.05.15.23.53.17 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 15 May 2023 23:53:17 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=fO5tmO+R; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5D2DC385735D for ; Tue, 16 May 2023 06:53:16 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5D2DC385735D DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1684219996; bh=F878w0pamcX2katMAwFKt97Eol3im2pHTtiSyCpaEOc=; h=To:Cc:Subject:Date:List-Id:List-Unsubscribe:List-Archive: List-Post:List-Help:List-Subscribe:From:Reply-To:From; b=fO5tmO+R53hBkLntwyQr5hSKtWTfb+IMrfnNbRuoG0tyewyQmOiDzahPmAMDX5E20 WT1DnTW57jaanAPsE4EI8aShQgY5tn36xcR6V/aT9/Sac5/p1rbXc6PZLd751n5K4M w/5jBLkFCHEdbFxV4y5zVnSZWdfmrPFkO6wM/l2k= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by sourceware.org (Postfix) with ESMTPS id 08EFA3858C20 for ; Tue, 16 May 2023 06:52:30 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 08EFA3858C20 X-IronPort-AV: E=McAfee;i="6600,9927,10711"; a="350235961" X-IronPort-AV: E=Sophos;i="5.99,278,1677571200"; d="scan'208";a="350235961" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 May 2023 23:52:22 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10711"; a="701240775" X-IronPort-AV: E=Sophos;i="5.99,278,1677571200"; d="scan'208";a="701240775" Received: from shvmail03.sh.intel.com ([10.239.245.20]) by orsmga002.jf.intel.com with ESMTP; 15 May 2023 23:52:03 -0700 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail03.sh.intel.com (Postfix) with ESMTP id 3B697100562D; Tue, 16 May 2023 14:52:03 +0800 (CST) To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, kito.cheng@sifive.com, pan2.li@intel.com, yanzhang.wang@intel.com, jeffreyalaw@gmail.com Subject: [PATCH] RISC-V: Adjust stdint.h to stdint-gcc.h for rvv tests Date: Tue, 16 May 2023 14:52:01 +0800 Message-Id: <20230516065201.751821-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-11.1 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Pan Li via Gcc-patches From: "Li, Pan2 via Gcc-patches" Reply-To: pan2.li@intel.com Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1766032668075336004?= X-GMAIL-MSGID: =?utf-8?q?1766032668075336004?= From: Pan Li This patch would like to align the stdint.h to the stdint-gcc.h for all the RVV test files. Aka: stdint.h => stdint-gcc.h Signed-off-by: Pan Li gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h: Replace stdint.h with stdint-gcc.h. * gcc.target/riscv/rvv/autovec/binop/shift-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vadd-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vand-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vdiv-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vmax-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vmin-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vmul-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vor-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vrem-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vsub-template.h: Ditto. * gcc.target/riscv/rvv/autovec/binop/vxor-template.h: Ditto. * gcc.target/riscv/rvv/autovec/series-1.c: Ditto. * gcc.target/riscv/rvv/autovec/vmv-imm-run.c: Ditto. * gcc.target/riscv/rvv/autovec/vmv-imm-template.h: Ditto. --- .../gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/shift-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vadd-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vand-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vdiv-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vmax-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vmin-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vmul-template.h | 2 +- gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vor-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vrem-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vsub-template.h | 2 +- .../gcc.target/riscv/rvv/autovec/binop/vxor-template.h | 2 +- gcc/testsuite/gcc.target/riscv/rvv/autovec/series-1.c | 2 +- gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-run.c | 2 +- gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-template.h | 2 +- 15 files changed, 15 insertions(+), 15 deletions(-) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h index a0ddc00849d..8d1cefdca85 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-scalar-template.h @@ -2,7 +2,7 @@ /* { dg-do run } */ /* { dg-additional-options "-std=c99 --param=riscv-autovec-preference=scalable -fno-vect-cost-model --save-temps" } */ -#include +#include #include #define SHIFTL(TYPE,VAL) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-template.h index 64e0a386b06..16ae48c8ede 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/shift-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST1_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vadd-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vadd-template.h index 5ed79329138..cd945d471d2 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vadd-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vadd-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vand-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vand-template.h index 7d02c83d164..5cabe073097 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vand-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vand-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vdiv-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vdiv-template.h index 7fbba7b4133..12a1de32874 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vdiv-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vdiv-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmax-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmax-template.h index df0f9f2aeeb..fc6a07e3ce9 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmax-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmax-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmin-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmin-template.h index 459f58ddec1..06f6b95461e 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmin-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmin-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmul-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmul-template.h index b029c06efd6..37f77972101 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmul-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vmul-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vor-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vor-template.h index 859ae67c5ee..e60146cc232 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vor-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vor-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vrem-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vrem-template.h index 71eebc8b645..d5ef40667ff 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vrem-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vrem-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vsub-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vsub-template.h index 0566f3dcbfb..8c0a9c99217 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vsub-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vsub-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vxor-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vxor-template.h index 954a247f539..370b242f197 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vxor-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/binop/vxor-template.h @@ -1,4 +1,4 @@ -#include +#include #define TEST_TYPE(TYPE) \ __attribute__((noipa)) \ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/series-1.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/series-1.c index a01f6ce7411..1c697228e9b 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/series-1.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/series-1.c @@ -1,7 +1,7 @@ /* { dg-do compile } */ /* { dg-options "-march=rv32gcv -mabi=ilp32d --param riscv-autovec-preference=fixed-vlmax --param riscv-autovec-lmul=m4" } */ -#include +#include #define NUM_ELEMS(TYPE) (64 / sizeof (TYPE)) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-run.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-run.c index 309a296b686..6764110d461 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-run.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-run.c @@ -3,7 +3,7 @@ #include "vmv-imm-template.h" -#include +#include #include #define SZ 512 diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-template.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-template.h index 93ba5204c2e..855343d7e3e 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-template.h +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/vmv-imm-template.h @@ -1,4 +1,4 @@ -#include +#include #include #define VMV_POS(TYPE,VAL) \