From patchwork Fri Apr 28 11:30:00 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrea Corallo X-Patchwork-Id: 88608 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp862296vqo; Fri, 28 Apr 2023 04:35:07 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5CcXOCD7XHKRFxO8Lne38UMAJOITc0BRA2WONOszTFZSOdUIALiZ8DWnslIWxajlHX9+gw X-Received: by 2002:a05:6402:1b1b:b0:509:e707:d988 with SMTP id by27-20020a0564021b1b00b00509e707d988mr3952358edb.3.1682681707347; Fri, 28 Apr 2023 04:35:07 -0700 (PDT) Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id i19-20020a50fc13000000b0050677eb3823si15072602edr.544.2023.04.28.04.35.06 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Apr 2023 04:35:07 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=TuKslmMb; arc=fail (signature failed); spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D47B23850210 for ; Fri, 28 Apr 2023 11:33:31 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D47B23850210 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1682681611; bh=Qxup8jhYYMshgPuO6w+UMJO3FwHddJi+gNwe3APRbY4=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=TuKslmMbuqTjNbps1IR/EHVMbWXQz3foGN8QwD6y+zTN9PTAps/IUUH8lmB7s7CZH 5+g10vlTrc9uZSpqhDKyngk2pEmZmd2W09kpX3CmMoNTsvH9+xDIHqz4itGw5gX4t8 4WFiA90limyg0rwyEGtOf058GJ9OCQI46h2rkqBU= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2046.outbound.protection.outlook.com [40.107.20.46]) by sourceware.org (Postfix) with ESMTPS id 7A4EE3858C1F for ; Fri, 28 Apr 2023 11:31:12 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 7A4EE3858C1F Received: from DUZPR01CA0153.eurprd01.prod.exchangelabs.com (2603:10a6:10:4bd::6) by GV2PR08MB8271.eurprd08.prod.outlook.com (2603:10a6:150:b8::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.22; Fri, 28 Apr 2023 11:30:59 +0000 Received: from DBAEUR03FT065.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:4bd:cafe::91) by DUZPR01CA0153.outlook.office365.com (2603:10a6:10:4bd::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.24 via Frontend Transport; Fri, 28 Apr 2023 11:30:59 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT065.mail.protection.outlook.com (100.127.142.147) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.22 via Frontend Transport; Fri, 28 Apr 2023 11:30:59 +0000 Received: ("Tessian outbound 5bb4c51d5a1f:v136"); Fri, 28 Apr 2023 11:30:59 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 23444d73f9c6399b X-CR-MTA-TID: 64aa7808 Received: from bf868aa07e2b.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 091A730E-9E25-4E6A-8936-A8D14CAC4267.1; Fri, 28 Apr 2023 11:30:53 +0000 Received: from EUR02-AM0-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id bf868aa07e2b.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 28 Apr 2023 11:30:53 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=VUnvrZp5ee3O02HWaWS6hN27IHUsCUmKD/btaaHtLndjp+avqB27G9nWVoAQZ9UdWk2TP4ELcdvbG9Sc+Ll/76TsG8ESKGWY7/9Yb3iqctv/lGpJOkafcl3BwT2N4hgQqRP5qlRVWNrzR470CCRx/3LTOK3Z9LCi08n5CLL4fVpnB1U2mwlPWHe9rs7ROtc/3d5XeF5jnqPOeZ+Y13VX9F9EI9HEgVryGKOqy+QOSl+55xlIyYfXLa/sR6EdhDcOMh7rjHQ8vRpSm45inO+ZLO0vpzDAgINJfuqavKDgZ4XkouezgLAbzxamKtNSTRAYLhFeftzIeQ6UYb68ENj0oQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Qxup8jhYYMshgPuO6w+UMJO3FwHddJi+gNwe3APRbY4=; b=jZJXSl314q33tI2GzXKHKztdySIMZZEF37Uknc6jRQKOon6ijkmDXeMiKYYjvJlIDfgr5gv9Ql1OUxPIDzV+Q596ZMSjZc4I5EFRH75b177x13gFai1mYaFevfhdvdMgoE3sC6dUA8P9qf1cmjqr9wgs/Nun1qEE5Q77jvkOE3IJhlz3kOaz22ZCsgi4OUKpKWW3WZS5WbEAFJ9ksNy2KKmTgJEebipVQmCEdh2J08rpOrnoivCs0BoAVdUx7R/O2kre6VzCizoeJrIJn6rmAMDvX5jPIK2/rM459b2K/qGN9+AP4Yp5PCeLbXioQS1e/s74z5qJoQXE8F0O0ft73A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from AM7PR03CA0004.eurprd03.prod.outlook.com (2603:10a6:20b:130::14) by AS8PR08MB6261.eurprd08.prod.outlook.com (2603:10a6:20b:295::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.23; Fri, 28 Apr 2023 11:30:36 +0000 Received: from AM7EUR03FT043.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:130:cafe::99) by AM7PR03CA0004.outlook.office365.com (2603:10a6:20b:130::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.24 via Frontend Transport; Fri, 28 Apr 2023 11:30:36 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM7EUR03FT043.mail.protection.outlook.com (100.127.140.160) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6340.23 via Frontend Transport; Fri, 28 Apr 2023 11:30:36 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23; Fri, 28 Apr 2023 11:30:35 +0000 Received: from e124257.nice.arm.com (10.34.101.64) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.23 via Frontend Transport; Fri, 28 Apr 2023 11:30:34 +0000 To: CC: , , "Stam Markianos-Wright" Subject: [PATCH 08/10] arm testsuite: Remove reduntant tests Date: Fri, 28 Apr 2023 13:30:00 +0200 Message-ID: <20230428113002.482343-8-andrea.corallo@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230428113002.482343-1-andrea.corallo@arm.com> References: <20230428113002.482343-1-andrea.corallo@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM7EUR03FT043:EE_|AS8PR08MB6261:EE_|DBAEUR03FT065:EE_|GV2PR08MB8271:EE_ X-MS-Office365-Filtering-Correlation-Id: d72ddf1f-77e8-477d-0dc5-08db47dc0a44 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: m0kAT53HVzxW7Ono7VKCpXHpWNfeWLM6wouQ0s5efUQZ3znwrqbOnUm2WWO/tN6mb/8NiWG0BKpJHLpu9cms5ZcxvoH8rZ+qZtZLZ6U/BlCEISFpYPMfUK6AyT2WyGj5gUUoFXggg4eXbKkXBxWbbe02DTp+uY1uhUc+/fWn4iJdoywpdHKQY0FFdx1lQBVe0aaRmMEN7GxyLW33EnSfTfv+QTEc2BkbcQcw17ivpjz0El2V4S8AA/KAnbqLb4Mcqvd1Y3TBFts4JCiEcHM6jOi6wXACr4Yc6Cqc7MjRpC94BcDTykYQx4F2y4/z46rmmI8Gq6Hf+NCoePdTgHZ6OlF6eoi9Qp3znD1MBjTkCHlhnodlD/w+gNdmC9xsrvM+/ayAMrabVfRnVXxVrtLb209FEpnR5SRA+BRYH7N5psN5dlpAVR2SL2me59iTh8miVsoGlpqncjrhWdS7YB+S7ZGHPcyvH9BHHePRyLQ3tCxlm8CzUTWph3s4vC3nhKHmTFrY0pB5bMw5tEhJYUZuiw6efdBm5zdcpXYeCzlnfmkoSgSlfW+fDjkgSDQWUTxUp6ymEFHlUyIb9Qbt5a7dnXr7B7DyMsnPfwoADFo6zsp1f38rRRoSWm4ru4o6VEjHrU/AlEXaWSoeTG/SSbZ+eWzuHculIgrSbPdkVBrJrG9fimNS9ElU9dsoYM/lggP/uB+CdDDlHr1Ob9zCOLQTdr6ar1WJiEc0OgfkPiCdxe6agMiIpzKhiatZ6KBnBUzjUf9O/fnynUOCBQ0T7mGAww== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230028)(4636009)(39860400002)(346002)(136003)(396003)(376002)(451199021)(46966006)(36840700001)(26005)(1076003)(83380400001)(81166007)(356005)(41300700001)(47076005)(7696005)(36860700001)(2616005)(336012)(426003)(6666004)(186003)(84970400001)(34020700004)(478600001)(54906003)(44832011)(82310400005)(82740400003)(316002)(6916009)(70206006)(70586007)(40480700001)(4326008)(5660300002)(36756003)(86362001)(2906002)(30864003)(8676002)(8936002)(36900700001)(579004)(559001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6261 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT065.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 62c21877-8718-41e4-2542-08db47dbfcbd X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: wr1mB7XujOsTH+ElfrSKKiA3TntALlUJ2eSfIBnKqNURHgXe6bZEJ7CZqZYy3PW5mubT/hQz/Y3vmp4xnN5YnM+ya/5oXvVf+wlSEMpBJFShU8sge/PYQ0zq/JkDp0vXlYpmJWB3B2hq0YjKz/b4NzXybcXwrzRrQmvCTScKBuuqYCznGf9ex+saL97o0zN/ZRt8CR1uLTt0QhpWrE8aB/NwgahrBOmUbA0/KkAGV96t4uY89Beim6E6ik+kUGZIZ0XAkVsFPtMvZM3VrixtjqTR6ozs56yOmLqoptGwHFsOGp2JdSf2kCQDo0aR0CrRnToRoXeTuHNmXAySkoAoX92Q0AbpI7zVgmMBLktRAVQoyS4rVw7xw0ge1Nw/MlYBzFvm4aE4aL7Qb3PHoAOqmsxAJH8p26bxupz36OQvR6uFqKFvVn05cZpPmh+NbuyyhypmDwkIX5H02NKmMEQOGWk11Zj04VIjWPfmgevHJgDuhK122it2QbcI7sBy18vSxxCdS2Q3TBhwrxx7IRg9K4VAx0+DGddQDBnjC6uORbFoWVqEdV6PTVtRr/Mk/xyRbqRN+cws1BcxFWiznXgfRQeG+C5rHX1k4IQpjr76WI2OLclEQUPfd7lMNcvJkHAL19BsldkveTlqy+x8oPIU1p2KYbmWfh9JtLlqjt6ohLdKERuccVSEAjJhtKF8SnN/LqnnnQ7nwmEzg34BnN7lOuZIVOvnRL/ZsvqKwEVjpAH+sT2h3GoEWdXis6HzNkBevqoQnhvQptgFVCm4XMAQFQ== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230028)(4636009)(39860400002)(396003)(136003)(376002)(346002)(451199021)(40470700004)(36840700001)(46966006)(5660300002)(4326008)(83380400001)(336012)(2616005)(44832011)(86362001)(36860700001)(47076005)(26005)(81166007)(186003)(82310400005)(426003)(82740400003)(8936002)(34020700004)(1076003)(40460700003)(8676002)(478600001)(7696005)(6666004)(54906003)(40480700001)(316002)(36756003)(6916009)(41300700001)(70586007)(84970400001)(70206006)(30864003)(2906002)(579004)(559001); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Apr 2023 11:30:59.3510 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d72ddf1f-77e8-477d-0dc5-08db47dc0a44 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT065.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB8271 X-Spam-Status: No, score=-11.8 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Andrea Corallo via Gcc-patches From: Andrea Corallo Reply-To: Andrea Corallo Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1764419653848531204?= X-GMAIL-MSGID: =?utf-8?q?1764419653848531204?= From: Stam Markianos-Wright Following Andrea's overhaul of the MVE testsuite, these tests are now reduntant, as equivalent checks have been added to the each intrinsic's .c test. gcc/testsuite/ChangeLog: * gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vaddq_m.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vaddq_n.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_s64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_u64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_s64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_u64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_s64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_u64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_s64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_u64.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_f16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_f16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_f16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_f16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u16.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_f32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_f32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_f32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_f32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_s32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_u32.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset.c: Removed. * gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset_p.c: Removed. * gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c: Removed. * gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c: Removed. --- .../arm/mve/intrinsics/mve_fp_vaddq_n.c | 47 ------ .../arm/mve/intrinsics/mve_vaddq_m.c | 48 ------ .../arm/mve/intrinsics/mve_vaddq_n.c | 31 ---- .../arm/mve/intrinsics/mve_vddupq_m_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_m_n_u32.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_m_n_u8.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_n_u32.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_n_u8.c | 13 -- .../arm/mve/intrinsics/mve_vddupq_x_n_u16.c | 12 -- .../arm/mve/intrinsics/mve_vddupq_x_n_u32.c | 12 -- .../arm/mve/intrinsics/mve_vddupq_x_n_u8.c | 12 -- .../arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c | 13 -- .../arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c | 13 -- .../arm/mve/intrinsics/mve_vidupq_m_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_vidupq_m_n_u32.c | 12 -- .../arm/mve/intrinsics/mve_vidupq_m_n_u8.c | 13 -- .../arm/mve/intrinsics/mve_vidupq_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_vidupq_n_u32.c | 12 -- .../arm/mve/intrinsics/mve_vidupq_n_u8.c | 13 -- .../arm/mve/intrinsics/mve_vidupq_x_n_u16.c | 12 -- .../arm/mve/intrinsics/mve_vidupq_x_n_u32.c | 12 -- .../arm/mve/intrinsics/mve_vidupq_x_n_u8.c | 12 -- .../arm/mve/intrinsics/mve_viwdupq_x_n_u16.c | 13 -- .../arm/mve/intrinsics/mve_viwdupq_x_n_u32.c | 13 -- .../arm/mve/intrinsics/mve_viwdupq_x_n_u8.c | 13 -- .../intrinsics/mve_vldrdq_gather_offset_s64.c | 12 -- .../intrinsics/mve_vldrdq_gather_offset_u64.c | 12 -- .../mve_vldrdq_gather_offset_z_s64.c | 12 -- .../mve_vldrdq_gather_offset_z_u64.c | 12 -- .../mve_vldrdq_gather_shifted_offset_s64.c | 12 -- .../mve_vldrdq_gather_shifted_offset_u64.c | 12 -- .../mve_vldrdq_gather_shifted_offset_z_s64.c | 12 -- .../mve_vldrdq_gather_shifted_offset_z_u64.c | 12 -- .../intrinsics/mve_vldrhq_gather_offset_f16.c | 12 -- .../intrinsics/mve_vldrhq_gather_offset_s16.c | 12 -- .../intrinsics/mve_vldrhq_gather_offset_s32.c | 12 -- .../intrinsics/mve_vldrhq_gather_offset_u16.c | 12 -- .../intrinsics/mve_vldrhq_gather_offset_u32.c | 13 -- .../mve_vldrhq_gather_offset_z_f16.c | 12 -- .../mve_vldrhq_gather_offset_z_s16.c | 12 -- .../mve_vldrhq_gather_offset_z_s32.c | 12 -- .../mve_vldrhq_gather_offset_z_u16.c | 13 -- .../mve_vldrhq_gather_offset_z_u32.c | 13 -- .../mve_vldrhq_gather_shifted_offset_f16.c | 12 -- .../mve_vldrhq_gather_shifted_offset_s16.c | 13 -- .../mve_vldrhq_gather_shifted_offset_s32.c | 13 -- .../mve_vldrhq_gather_shifted_offset_u16.c | 13 -- .../mve_vldrhq_gather_shifted_offset_u32.c | 13 -- .../mve_vldrhq_gather_shifted_offset_z_f16.c | 13 -- .../mve_vldrhq_gather_shifted_offset_z_s16.c | 13 -- .../mve_vldrhq_gather_shifted_offset_z_s32.c | 12 -- .../mve_vldrhq_gather_shifted_offset_z_u16.c | 12 -- .../mve_vldrhq_gather_shifted_offset_z_u32.c | 12 -- .../intrinsics/mve_vldrwq_gather_offset_f32.c | 12 -- .../intrinsics/mve_vldrwq_gather_offset_s32.c | 13 -- .../intrinsics/mve_vldrwq_gather_offset_u32.c | 13 -- .../mve_vldrwq_gather_offset_z_f32.c | 12 -- .../mve_vldrwq_gather_offset_z_s32.c | 13 -- .../mve_vldrwq_gather_offset_z_u32.c | 13 -- .../mve_vldrwq_gather_shifted_offset_f32.c | 12 -- .../mve_vldrwq_gather_shifted_offset_s32.c | 13 -- .../mve_vldrwq_gather_shifted_offset_u32.c | 13 -- .../mve_vldrwq_gather_shifted_offset_z_f32.c | 12 -- .../mve_vldrwq_gather_shifted_offset_z_s32.c | 13 -- .../mve_vldrwq_gather_shifted_offset_z_u32.c | 13 -- .../mve_vstore_scatter_shifted_offset.c | 141 ----------------- .../mve_vstore_scatter_shifted_offset_p.c | 142 ------------------ .../arm/mve/intrinsics/vaddq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vaddq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vaddq_x_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vaddq_x_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpleq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpleq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpltq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpltq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vcmpneq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vcmpneq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vfmaq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vfmaq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vfmasq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vfmasq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmavq_f16-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmavq_f32-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmavq_p_f16-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmavq_p_f32-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmvq_f16-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmvq_f32-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmvq_p_f16-1.c | 12 -- .../arm/mve/intrinsics/vmaxnmvq_p_f32-1.c | 12 -- .../arm/mve/intrinsics/vminnmavq_f16-1.c | 12 -- .../arm/mve/intrinsics/vminnmavq_f32-1.c | 12 -- .../arm/mve/intrinsics/vminnmavq_p_f16-1.c | 12 -- .../arm/mve/intrinsics/vminnmavq_p_f32-1.c | 12 -- .../arm/mve/intrinsics/vminnmvq_f16-1.c | 12 -- .../arm/mve/intrinsics/vminnmvq_f32-1.c | 12 -- .../arm/mve/intrinsics/vminnmvq_p_f16-1.c | 12 -- .../arm/mve/intrinsics/vminnmvq_p_f32-1.c | 12 -- .../arm/mve/intrinsics/vmulq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vmulq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vmulq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vmulq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vmulq_x_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vmulq_x_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vsetq_lane_f16-1.c | 13 -- .../arm/mve/intrinsics/vsetq_lane_f32-1.c | 13 -- .../arm/mve/intrinsics/vsubq_m_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vsubq_m_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vsubq_n_f16-1.c | 12 -- .../arm/mve/intrinsics/vsubq_n_f32-1.c | 12 -- .../arm/mve/intrinsics/vsubq_x_n_f16-1.c | 13 -- .../arm/mve/intrinsics/vsubq_x_n_f32-1.c | 13 -- 135 files changed, 2006 deletions(-) delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_s64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_u64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_s64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_u64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_s64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_u64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_s64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_u64.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_f16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_f16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_f16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_f16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u16.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_f32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_f32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_f32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_f32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_s32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_u32.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset_p.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c delete mode 100644 gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c deleted file mode 100644 index 714fbf9bfe7..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c +++ /dev/null @@ -1,47 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include -int8x16_t foo (int8x16_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -int16x8_t foo1 (int16x8_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -int32x4_t foo2 (int32x4_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint8x16_t foo3 (uint8x16_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint16x8_t foo4 (uint16x8_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint32x4_t foo5 (uint32x4_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -float16x8_t foo6 (float16x8_t a) -{ - return vaddq (a, (float16_t)23.6); -} -float32x4_t foo7 (float32x4_t a) -{ - return vaddq (a, (float32_t)23.46); -} -float16x8_t foo8 (float16x8_t a) -{ - return vaddq (a, 23.6); -} -float32x4_t foo9 (float32x4_t a) -{ - return vaddq (a, 23.46); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c deleted file mode 100644 index 719b95d9020..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_m.c +++ /dev/null @@ -1,48 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include -mve_pred16_t p; - -int32x4_t fn1 (int32x4_t vecIdx) -{ - return vaddq_m(vuninitializedq_s32(), vecIdx, 1, p); -} - -int16x8_t fn2 (int16x8_t vecIdx) -{ - return vaddq_m(vuninitializedq_s16(), vecIdx, 1, p); -} - -int8x16_t fn3 (int8x16_t vecIdx) -{ - return vaddq_m(vuninitializedq_s8(), vecIdx, 1, p); -} - -uint32x4_t fn4 (uint32x4_t vecIdx) -{ - return vaddq_m(vuninitializedq_u32(), vecIdx, 1, p); -} - -uint16x8_t fn5 (uint16x8_t vecIdx) -{ - return vaddq_m(vuninitializedq_u16(), vecIdx, 1, p); -} - -uint8x16_t fn6 (uint8x16_t vecIdx) -{ - return vaddq_m(vuninitializedq_u8(), vecIdx, 1, p); -} - -float32x4_t fn7 (float32x4_t vecIdx) -{ - return vaddq_m(vuninitializedq_f32(), vecIdx, (float32_t) 1.23, p); -} - -float16x8_t fn8 (float16x8_t vecIdx) -{ - return vaddq_m(vuninitializedq_f16(), vecIdx, (float16_t) 1.40, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c deleted file mode 100644 index baa7fabe061..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vaddq_n.c +++ /dev/null @@ -1,31 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include -int8x16_t foo (int8x16_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -int16x8_t foo1 (int16x8_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -int32x4_t foo2 (int32x4_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint8x16_t foo3 (uint8x16_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint16x8_t foo4 (uint16x8_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} -uint32x4_t foo5 (uint32x4_t a, int16_t b) -{ - return vaddq (a, (b<<3)); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c deleted file mode 100644 index 15587802925..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (uint16x8_t inactive, int32_t a, mve_pred16_t p) -{ - return vddupq_m (inactive, a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c deleted file mode 100644 index 8a9ed6327d3..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint32x4_t inactive, int32_t a, mve_pred16_t p) -{ - return vddupq_m (inactive, a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c deleted file mode 100644 index fe4aceeea97..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_m_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (uint8x16_t inactive, int32_t a, mve_pred16_t p) -{ - return vddupq_m (inactive, a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c deleted file mode 100644 index 05a68cbe559..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (int32_t a) -{ - return vddupq_u16 (a, 4); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c deleted file mode 100644 index f702c4cdb0a..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (int32_t a) -{ - return vddupq_u32 (a, 1); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c deleted file mode 100644 index f272056c423..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (int32_t a) -{ - return vddupq_u8 (a, 1); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c deleted file mode 100644 index 31e37827e60..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint16x8_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vddupq_x_u16 (a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c deleted file mode 100644 index 9989d0b0f00..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint32x4_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vddupq_x_u32 (a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c deleted file mode 100644 index 19f1501fe4e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vddupq_x_n_u8.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint8x16_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vddupq_x_u8 (a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c deleted file mode 100644 index 07ea2d7d14c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return vdwdupq_x_u16 (a, b, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c deleted file mode 100644 index 9889b0b2b66..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return vdwdupq_x_u32 (a, b, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c deleted file mode 100644 index 13ad8d69e18..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return vdwdupq_x_u8 (a, b, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c deleted file mode 100644 index cbe998e2faa..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (uint16x8_t inactive, int32_t a, mve_pred16_t p) -{ - return vidupq_m (inactive, a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c deleted file mode 100644 index c9aa5c661de..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint32x4_t -foo1 (uint32x4_t inactive, int32_t a, mve_pred16_t p) -{ - return vidupq_m (inactive, a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c deleted file mode 100644 index 7b075744d9a..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_m_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (uint8x16_t inactive, int32_t a, mve_pred16_t p) -{ - return vidupq_m (inactive, a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c deleted file mode 100644 index a461a1e64b1..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (int32_t a) -{ - return vidupq_u16 (a, 4); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c deleted file mode 100644 index c5b01a7ac90..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint32x4_t -foo1 (int32_t a) -{ - return vidupq_u32 (a, 1); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c deleted file mode 100644 index f963d51ac0f..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (int32_t a) -{ - return vidupq_u8 (a, 1); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c deleted file mode 100644 index aecd4be5e71..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint16x8_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vidupq_x_u16 (a, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c deleted file mode 100644 index d3d33053f92..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint32x4_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vidupq_x_u32 (a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c deleted file mode 100644 index f71953aeef4..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vidupq_x_n_u8.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint8x16_t -foo1 (int32_t a, mve_pred16_t p) -{ - return vidupq_x_u8 (a, 1, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c deleted file mode 100644 index 312966773e6..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return viwdupq_x_u16 (a, b, 2, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c deleted file mode 100644 index a5d758126d4..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return viwdupq_x_u32 (a, b, 4, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c deleted file mode 100644 index aa4e7375d39..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_viwdupq_x_n_u8.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint8x16_t -foo1 (int32_t a, uint32_t b, mve_pred16_t p) -{ - return viwdupq_x_u8 (a, b, 8, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_s64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_s64.c deleted file mode 100644 index e5b635983bf..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_s64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int64x2_t -foo1 (int64_t * base, uint64x2_t offset) -{ - return vldrdq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_u64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_u64.c deleted file mode 100644 index 8d96527c6df..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_u64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint64x2_t -foo1 (uint64_t * base, uint64x2_t offset) -{ - return vldrdq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_s64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_s64.c deleted file mode 100644 index e66e4465b19..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_s64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int64x2_t -foo1 (int64_t * base, uint64x2_t offset, mve_pred16_t p) -{ - return vldrdq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_u64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_u64.c deleted file mode 100644 index 7ca9590c12c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_offset_z_u64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint64x2_t -foo1 (uint64_t * base, uint64x2_t offset, mve_pred16_t p) -{ - return vldrdq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_s64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_s64.c deleted file mode 100644 index b8491680536..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_s64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int64x2_t -foo1 (int64_t * base, uint64x2_t offset) -{ - return vldrdq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_u64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_u64.c deleted file mode 100644 index 851d4a1f435..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_u64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint64x2_t -foo1 (uint64_t * base, uint64x2_t offset) -{ - return vldrdq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_s64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_s64.c deleted file mode 100644 index 586e38cfe43..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_s64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int64x2_t -foo1 (int64_t * base, uint64x2_t offset, mve_pred16_t p) -{ - return vldrdq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_u64.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_u64.c deleted file mode 100644 index dd6f482422f..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrdq_gather_shifted_offset_z_u64.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint64x2_t -foo1 (uint64_t * base, uint64x2_t offset, mve_pred16_t p) -{ - return vldrdq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_f16.c deleted file mode 100644 index 3c0ae4b4262..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_f16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s16.c deleted file mode 100644 index bc7a51b38a5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int16x8_t -foo1 (int16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s32.c deleted file mode 100644 index d6e83072995..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_s32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int32x4_t -foo1 (int16_t * base, uint32x4_t offset) -{ - return vldrhq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u16.c deleted file mode 100644 index 21b0b1cf52e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint16x8_t -foo1 (uint16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u32.c deleted file mode 100644 index 3a9c47e9c47..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint16_t * base, uint32x4_t offset) -{ - return vldrhq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_f16.c deleted file mode 100644 index e31d0bc05bb..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_f16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s16.c deleted file mode 100644 index 6a40159be42..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int16x8_t -foo1 (int16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s32.c deleted file mode 100644 index 1d9a70db727..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_s32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int32x4_t -foo1 (int16_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrhq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u16.c deleted file mode 100644 index 8fedbef9aef..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (uint16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u32.c deleted file mode 100644 index db410437c02..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_offset_z_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint16_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrhq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_f16.c deleted file mode 100644 index c12bd91a733..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_f16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s16.c deleted file mode 100644 index df291626299..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int16x8_t -foo1 (int16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s32.c deleted file mode 100644 index 9bc6627accf..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_s32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int32x4_t -foo1 (int16_t * base, uint32x4_t offset) -{ - return vldrhq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u16.c deleted file mode 100644 index c470871617d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint16x8_t -foo1 (uint16_t * base, uint16x8_t offset) -{ - return vldrhq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u32.c deleted file mode 100644 index 2d4fe4c1d25..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint16_t * base, uint32x4_t offset) -{ - return vldrhq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_f16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_f16.c deleted file mode 100644 index 755540d93b6..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_f16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler "vldrht.f16" } } */ -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s16.c deleted file mode 100644 index b9fc8d3242b..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s16.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int16x8_t -foo1 (int16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler "vldrht.u16" } } */ -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s32.c deleted file mode 100644 index c65df114f15..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_s32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -int32x4_t -foo1 (int16_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrhq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u16.c deleted file mode 100644 index 8bb493bc6c0..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u16.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint16x8_t -foo1 (uint16_t * base, uint16x8_t offset, mve_pred16_t p) -{ - return vldrhq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u32.c deleted file mode 100644 index cac933f0f36..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrhq_gather_shifted_offset_z_u32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -uint32x4_t -foo1 (uint16_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrhq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_f32.c deleted file mode 100644 index 6d10e1ce9e8..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_f32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_s32.c deleted file mode 100644 index 0f29a6a8aa1..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_s32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int32x4_t -foo1 (int32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_u32.c deleted file mode 100644 index 29e231757ec..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_f32.c deleted file mode 100644 index 77a949fc1a6..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_f32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_s32.c deleted file mode 100644 index 849783ab89f..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_s32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int32x4_t -foo1 (int32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_u32.c deleted file mode 100644 index 3fe47cbeab5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_offset_z_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_f32.c deleted file mode 100644 index 0d166348de5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_f32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_s32.c deleted file mode 100644 index 78e520b159e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_s32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int32x4_t -foo1 (int32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_u32.c deleted file mode 100644 index 6b8b72818d9..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint32_t * base, uint32x4_t offset) -{ - return vldrwq_gather_shifted_offset (base, offset); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_f32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_f32.c deleted file mode 100644 index db79e57a2f5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_f32.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_s32.c deleted file mode 100644 index e060fee10ca..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_s32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int32x4_t -foo1 (int32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_u32.c deleted file mode 100644 index 72446470ae3..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vldrwq_gather_shifted_offset_z_u32.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_ok } */ -/* { dg-add-options arm_v8_1m_mve } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -uint32x4_t -foo1 (uint32_t * base, uint32x4_t offset, mve_pred16_t p) -{ - return vldrwq_gather_shifted_offset_z (base, offset, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset.c deleted file mode 100644 index 62dfb450a6d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset.c +++ /dev/null @@ -1,141 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -int -foowu32( uint32_t * pDataSrc, uint32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - uint32x4_t vecIn1 = vldrwq_u32 ((uint32_t const *) pDataSrc); - uint32x4_t vecIn2 = vldrwq_u32 ((uint32_t const *) &pDataSrc[4]); - vstrwq_scatter_shifted_offset_u32 (pDataDest, vecOffs1, vecIn1); - vstrwq_scatter_shifted_offset_u32 (pDataDest, vecOffs2, vecIn2); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foowf32( float32_t * pDataSrc, float32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - float32x4_t vecIn1 = vldrwq_f32 ((float32_t const *) pDataSrc); - float32x4_t vecIn2 = vldrwq_f32 ((float32_t const *) &pDataSrc[4]); - vstrwq_scatter_shifted_offset_f32 (pDataDest, vecOffs1, vecIn1); - vstrwq_scatter_shifted_offset_f32 (pDataDest, vecOffs2, vecIn2); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohu16( uint16_t * pDataSrc, uint16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - uint16x8_t vecIn1 = vldrhq_u16 ((uint16_t const *) pDataSrc); - uint16x8_t vecIn2 = vldrhq_u16 ((uint16_t const *) &pDataSrc[8]); - vstrhq_scatter_shifted_offset_u16 (pDataDest, vecOffs1, vecIn1); - vstrhq_scatter_shifted_offset_u16 (pDataDest, vecOffs2, vecIn2); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foohu32( uint32_t * pDataSrc, uint32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - uint32x4_t vecIn1 = vldrhq_u32 ((uint16_t const *) pDataSrc); - uint32x4_t vecIn2 = vldrhq_u32 ((uint16_t const *) &pDataSrc[4]); - vstrhq_scatter_shifted_offset_u32 ((uint16_t *)pDataDest, vecOffs1, vecIn1); - vstrhq_scatter_shifted_offset_u32 ((uint16_t *)pDataDest, vecOffs2, vecIn2); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohf16( float16_t * pDataSrc, float16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - float16x8_t vecIn1 = vldrhq_f16 ((float16_t const *) pDataSrc); - float16x8_t vecIn2 = vldrhq_f16 ((float16_t const *) &pDataSrc[8]); - vstrhq_scatter_shifted_offset_f16 (pDataDest, vecOffs1, vecIn1); - vstrhq_scatter_shifted_offset_f16 (pDataDest, vecOffs2, vecIn2); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foodu64( uint64_t * pDataSrc, uint64_t * pDataDest) -{ - const uint64x2_t vecOffs1 = { 0, 1}; - const uint64x2_t vecOffs2 = { 2, 3}; - uint32x4_t vecIn1 = vldrwq_u32 ((uint32_t const *) pDataSrc); - uint32x4_t vecIn2 = vldrwq_u32 ((uint32_t const *) &pDataSrc[2]); - - vstrdq_scatter_shifted_offset_u64 (pDataDest, vecOffs1, (uint64x2_t) vecIn1); - vstrdq_scatter_shifted_offset_u64 (pDataDest, vecOffs2, (uint64x2_t) vecIn2); - - pDataDest[2] = pDataSrc[2]; - return 0; -} - -int -foows32( int32_t * pDataSrc, int32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - int32x4_t vecIn1 = vldrwq_s32 ((int32_t const *) pDataSrc); - int32x4_t vecIn2 = vldrwq_s32 ((int32_t const *) &pDataSrc[4]); - vstrwq_scatter_shifted_offset_s32 (pDataDest, vecOffs1, vecIn1); - vstrwq_scatter_shifted_offset_s32 (pDataDest, vecOffs2, vecIn2); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohs16( int16_t * pDataSrc, int16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - int16x8_t vecIn1 = vldrhq_s16 ((int16_t const *) pDataSrc); - int16x8_t vecIn2 = vldrhq_s16 ((int16_t const *) &pDataSrc[8]); - vstrhq_scatter_shifted_offset_s16 (pDataDest, vecOffs1, vecIn1); - vstrhq_scatter_shifted_offset_s16 (pDataDest, vecOffs2, vecIn2); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foohs32( int32_t * pDataSrc, int32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - int32x4_t vecIn1 = vldrhq_s32 ((int16_t const *) pDataSrc); - int32x4_t vecIn2 = vldrhq_s32 ((int16_t const *) &pDataSrc[4]); - vstrhq_scatter_shifted_offset_s32 ((int16_t *)pDataDest, vecOffs1, vecIn1); - vstrhq_scatter_shifted_offset_s32 ((int16_t *)pDataDest, vecOffs2, vecIn2); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foods64( int64_t * pDataSrc, int64_t * pDataDest) -{ - const uint64x2_t vecOffs1 = { 0, 1}; - const uint64x2_t vecOffs2 = { 2, 3}; - int32x4_t vecIn1 = vldrwq_s32 ((int32_t const *) pDataSrc); - int32x4_t vecIn2 = vldrwq_s32 ((int32_t const *) &pDataSrc[2]); - - vstrdq_scatter_shifted_offset_s64 (pDataDest, vecOffs1, (int64x2_t) vecIn1); - vstrdq_scatter_shifted_offset_s64 (pDataDest, vecOffs2, (int64x2_t) vecIn2); - - pDataDest[2] = pDataSrc[2]; - return 0; -} - -/* { dg-final { scan-assembler-times "vstr\[a-z\]" 20 } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset_p.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset_p.c deleted file mode 100644 index a51d3a21167..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/mve_vstore_scatter_shifted_offset_p.c +++ /dev/null @@ -1,142 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" - -mve_pred16_t __p; -int -foowu32( uint32_t * pDataSrc, uint32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - uint32x4_t vecIn1 = vldrwq_z_u32 ((uint32_t const *) pDataSrc, __p); - uint32x4_t vecIn2 = vldrwq_z_u32 ((uint32_t const *) &pDataSrc[4], __p); - vstrwq_scatter_shifted_offset_p_u32 (pDataDest, vecOffs1, vecIn1, __p); - vstrwq_scatter_shifted_offset_p_u32 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foowf32( float32_t * pDataSrc, float32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - float32x4_t vecIn1 = vldrwq_z_f32 ((float32_t const *) pDataSrc, __p); - float32x4_t vecIn2 = vldrwq_z_f32 ((float32_t const *) &pDataSrc[4], __p); - vstrwq_scatter_shifted_offset_p_f32 (pDataDest, vecOffs1, vecIn1, __p); - vstrwq_scatter_shifted_offset_p_f32 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohu16( uint16_t * pDataSrc, uint16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - uint16x8_t vecIn1 = vldrhq_z_u16 ((uint16_t const *) pDataSrc, __p); - uint16x8_t vecIn2 = vldrhq_z_u16 ((uint16_t const *) &pDataSrc[8], __p); - vstrhq_scatter_shifted_offset_p_u16 (pDataDest, vecOffs1, vecIn1, __p); - vstrhq_scatter_shifted_offset_p_u16 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foohu32( uint32_t * pDataSrc, uint32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - uint32x4_t vecIn1 = vldrhq_z_u32 ((uint16_t const *) pDataSrc, __p); - uint32x4_t vecIn2 = vldrhq_z_u32 ((uint16_t const *) &pDataSrc[4], __p); - vstrhq_scatter_shifted_offset_p_u32 ((uint16_t *)pDataDest, vecOffs1, vecIn1, __p); - vstrhq_scatter_shifted_offset_p_u32 ((uint16_t *)pDataDest, vecOffs2, vecIn2, __p); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohf16( float16_t * pDataSrc, float16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - float16x8_t vecIn1 = vldrhq_z_f16 ((float16_t const *) pDataSrc, __p); - float16x8_t vecIn2 = vldrhq_z_f16 ((float16_t const *) &pDataSrc[8], __p); - vstrhq_scatter_shifted_offset_p_f16 (pDataDest, vecOffs1, vecIn1, __p); - vstrhq_scatter_shifted_offset_p_f16 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foodu64( uint64_t * pDataSrc, uint64_t * pDataDest) -{ - const uint64x2_t vecOffs1 = { 0, 1}; - const uint64x2_t vecOffs2 = { 2, 3}; - uint32x4_t vecIn1 = vldrwq_z_u32 ((uint32_t const *) pDataSrc, __p); - uint32x4_t vecIn2 = vldrwq_z_u32 ((uint32_t const *) &pDataSrc[2], __p); - - vstrdq_scatter_shifted_offset_p_u64 (pDataDest, vecOffs1, (uint64x2_t) vecIn1, __p); - vstrdq_scatter_shifted_offset_p_u64 (pDataDest, vecOffs2, (uint64x2_t) vecIn2, __p); - - pDataDest[2] = pDataSrc[2]; - return 0; -} - -int -foows32( int32_t * pDataSrc, int32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - int32x4_t vecIn1 = vldrwq_z_s32 ((int32_t const *) pDataSrc, __p); - int32x4_t vecIn2 = vldrwq_z_s32 ((int32_t const *) &pDataSrc[4], __p); - vstrwq_scatter_shifted_offset_p_s32 (pDataDest, vecOffs1, vecIn1, __p); - vstrwq_scatter_shifted_offset_p_s32 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foohs16( int16_t * pDataSrc, int16_t * pDataDest) -{ - const uint16x8_t vecOffs1 = { 0, 3, 6, 1, 4, 7, 2, 5}; - const uint16x8_t vecOffs2 = { 9, 11, 13, 10, 12, 15, 8, 14}; - int16x8_t vecIn1 = vldrhq_z_s16 ((int16_t const *) pDataSrc, __p); - int16x8_t vecIn2 = vldrhq_z_s16 ((int16_t const *) &pDataSrc[8], __p); - vstrhq_scatter_shifted_offset_p_s16 (pDataDest, vecOffs1, vecIn1, __p); - vstrhq_scatter_shifted_offset_p_s16 (pDataDest, vecOffs2, vecIn2, __p); - pDataDest[16] = pDataSrc[16]; - return 0; -} - -int -foohs32( int32_t * pDataSrc, int32_t * pDataDest) -{ - const uint32x4_t vecOffs1 = { 0, 3, 6, 1}; - const uint32x4_t vecOffs2 = { 4, 7, 2, 5}; - int32x4_t vecIn1 = vldrhq_z_s32 ((int16_t const *) pDataSrc, __p); - int32x4_t vecIn2 = vldrhq_z_s32 ((int16_t const *) &pDataSrc[4], __p); - vstrhq_scatter_shifted_offset_p_s32 ((int16_t *)pDataDest, vecOffs1, vecIn1, __p); - vstrhq_scatter_shifted_offset_p_s32 ((int16_t *)pDataDest, vecOffs2, vecIn2, __p); - pDataDest[8] = pDataSrc[8]; - return 0; -} - -int -foods64( int64_t * pDataSrc, int64_t * pDataDest) -{ - const uint64x2_t vecOffs1 = { 0, 1}; - const uint64x2_t vecOffs2 = { 2, 3}; - int32x4_t vecIn1 = vldrwq_z_s32 ((int32_t const *) pDataSrc, __p); - int32x4_t vecIn2 = vldrwq_z_s32 ((int32_t const *) &pDataSrc[2], __p); - - vstrdq_scatter_shifted_offset_p_s64 (pDataDest, vecOffs1, (int64x2_t) vecIn1, __p); - vstrdq_scatter_shifted_offset_p_s64 (pDataDest, vecOffs2, (int64x2_t) vecIn2, __p); - - pDataDest[2] = pDataSrc[2]; - return 0; -} - -/* { dg-final { scan-assembler-times "vstr\[a-z\]t" 20 } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c deleted file mode 100644 index 8348098f948..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vaddq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c deleted file mode 100644 index c34cc98385f..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vaddq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c deleted file mode 100644 index 3bb01676947..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vaddq_x (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c deleted file mode 100644 index 66dedc7d7e5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vaddq_x (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c deleted file mode 100644 index 909ca936492..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpeqq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c deleted file mode 100644 index 8f993af20af..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpeqq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c deleted file mode 100644 index 223cffc17e5..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpeqq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c deleted file mode 100644 index 81669bd7c60..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpeqq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c deleted file mode 100644 index 4a4e4b34fde..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpgeq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c deleted file mode 100644 index c406a63aae2..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpgeq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c deleted file mode 100644 index a65ed4421a8..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpgeq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c deleted file mode 100644 index 2e2fc0170eb..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpgeq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c deleted file mode 100644 index 08c91a72e05..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpgtq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c deleted file mode 100644 index 0b74482211d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpgtq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c deleted file mode 100644 index 3b2faeaf64f..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpgtq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c deleted file mode 100644 index 16862e0209c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpgtq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c deleted file mode 100644 index 50e53bdac47..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpleq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c deleted file mode 100644 index b16da273a91..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpleq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c deleted file mode 100644 index 4a4b97312b0..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpleq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c deleted file mode 100644 index 8d8f1051933..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpleq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c deleted file mode 100644 index 62ab53fb2ef..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpltq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c deleted file mode 100644 index 55886fccff1..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpltq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c deleted file mode 100644 index cd95daea48c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpltq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c deleted file mode 100644 index db76687d53e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpltq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c deleted file mode 100644 index 30618e87101..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vcmpneq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c deleted file mode 100644 index 4ecfda6d75c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vcmpneq_m (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c deleted file mode 100644 index 75a0090fcdc..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float16x8_t a, float16_t b) -{ - return vcmpneq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c deleted file mode 100644 index 11ae14cff56..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -mve_pred16_t -foo1 (float32x4_t a, float32_t b) -{ - return vcmpneq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c deleted file mode 100644 index e47ae6d8e3b..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16x8_t b, float16_t c, mve_pred16_t p) -{ - return vfmaq_m (a, b, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c deleted file mode 100644 index 78c39f0b2c9..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32x4_t b, float32_t c, mve_pred16_t p) -{ - return vfmaq_m (a, b, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c deleted file mode 100644 index f7867f2c0c3..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16x8_t b, float16_t c) -{ - return vfmaq (a, b, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c deleted file mode 100644 index f0bc45bfed9..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32x4_t b, float32_t c) -{ - return vfmaq (a, b, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c deleted file mode 100644 index 4750e108b6d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16x8_t b, float16_t c, mve_pred16_t p) -{ - return vfmasq_m (a, b, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c deleted file mode 100644 index 4a379711386..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32x4_t b, float32_t c, mve_pred16_t p) -{ - return vfmasq_m (a, b, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c deleted file mode 100644 index db824512b2b..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16x8_t b, float16_t c) -{ - return vfmasq (a, b, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c deleted file mode 100644 index 12b1410c008..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32x4_t b, float32_t c) -{ - return vfmasq (a, b, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c deleted file mode 100644 index 7c2349d1ee4..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b) -{ - return vmaxnmavq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c deleted file mode 100644 index 0deef79487a..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b) -{ - return vmaxnmavq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c deleted file mode 100644 index 56a7ac001f9..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b, mve_pred16_t p) -{ - return vmaxnmavq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c deleted file mode 100644 index 36c10a90633..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmavq_p_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b, mve_pred16_t p) -{ - return vmaxnmavq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c deleted file mode 100644 index f60641f5de0..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b) -{ - return vmaxnmvq (23.35, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c deleted file mode 100644 index f8c9f44ac78..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b) -{ - return vmaxnmvq (34.56, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c deleted file mode 100644 index 96820ecab91..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b, mve_pred16_t p) -{ - return vmaxnmvq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c deleted file mode 100644 index 826ee8f900a..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b, mve_pred16_t p) -{ - return vmaxnmvq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c deleted file mode 100644 index 37d5136edca..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b) -{ - return vminnmavq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c deleted file mode 100644 index 78978d05054..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b) -{ - return vminnmavq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c deleted file mode 100644 index 7170b747a40..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b, mve_pred16_t p) -{ - return vminnmavq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c deleted file mode 100644 index 09559053852..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmavq_p_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b, mve_pred16_t p) -{ - return vminnmavq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c deleted file mode 100644 index 132d1a123f8..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b) -{ - return vminnmvq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c deleted file mode 100644 index 74909075b09..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b) -{ - return vminnmvq (a, b); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c deleted file mode 100644 index c88c3b74a50..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16_t -foo1 (float16_t a, float16x8_t b, mve_pred16_t p) -{ - return vminnmvq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c deleted file mode 100644 index e4db972fc70..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vminnmvq_p_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32_t -foo1 (float32_t a, float32x4_t b, mve_pred16_t p) -{ - return vminnmvq_p (a, b, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c deleted file mode 100644 index c8222c5c7b9..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vmulq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c deleted file mode 100644 index 2fae3a7f8fa..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vmulq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c deleted file mode 100644 index cef311d981d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16_t b) -{ - return vmulq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c deleted file mode 100644 index d6d4b9a0a7c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32_t b) -{ - return vmulq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c deleted file mode 100644 index ea4cab03490..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vmulq_x (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c deleted file mode 100644 index a7a54c7c92c..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulq_x_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vmulq_x (a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c deleted file mode 100644 index 608dd30788e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16-1.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo (float16_t a, float16x8_t b) -{ - return vsetq_lane (23.26, b, 0); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c deleted file mode 100644 index c5f5db7f28d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32-1.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-skip-if "Incompatible float ABI" { *-*-* } { "-mfloat-abi=soft" } {""} } */ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo (float32_t a, float32x4_t b) -{ - return vsetq_lane (23.34, b, 0); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c deleted file mode 100644 index f3e19613e7e..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vsubq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c deleted file mode 100644 index 4b5cd90c9ed..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_m_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vsubq_m (inactive, a, 23.23, p); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c deleted file mode 100644 index f8832546f54..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo1 (float16x8_t a, float16_t b) -{ - return vsubq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c deleted file mode 100644 index 88d9675540d..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c +++ /dev/null @@ -1,12 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo1 (float32x4_t a, float32_t b) -{ - return vsubq (a, 23.23); -} - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c deleted file mode 100644 index b3a67bb43eb..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f16-1.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float16x8_t -foo (float16x8_t a, float16_t b, mve_pred16_t p) -{ - return vsubq_x_n_f16 (a, 23.23, p); -} - - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */ diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c deleted file mode 100644 index dcb2425397b..00000000000 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsubq_x_n_f32-1.c +++ /dev/null @@ -1,13 +0,0 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ -/* { dg-additional-options "-O2" } */ - -#include "arm_mve.h" -float32x4_t -foo (float32x4_t a, float32_t b, mve_pred16_t p) -{ - return vsubq_x_n_f32 (a, 23.23, p); -} - - -/* { dg-final { scan-assembler-not "__ARM_undef" } } */