From patchwork Tue Apr 4 07:49:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Li Xu X-Patchwork-Id: 78894 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b0ea:0:b0:3b6:4342:cba0 with SMTP id b10csp2845163vqo; Tue, 4 Apr 2023 00:49:41 -0700 (PDT) X-Google-Smtp-Source: AKy350a34y/h9K7i20NfN3hwsMIBnhJPb78530laI+bZY4kPDv+9ee3/aAuJ08DKN7nb9VZTUO89 X-Received: by 2002:a17:906:696:b0:8b1:779c:a8b1 with SMTP id u22-20020a170906069600b008b1779ca8b1mr1281379ejb.5.1680594581537; Tue, 04 Apr 2023 00:49:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680594581; cv=none; d=google.com; s=arc-20160816; b=OkKifV81SlihJhMdJU8f2WrDli1nk7YmOC/dveMXBI4lv0DZLdoamZ0rOOVMYU8zYq 4s9oCDT+kezi4RG2RSwUiZO+Dp5SVOFIRloJMcLUbGNP534ouavloc+EpmuJtyo+F9Ev Jmm4rjEcIepb3iBnPny4g4JLgVRwWLqdkfnpoF1QhuhHw2YxNzNiTevwGvfLwe7Zn1ST H+zId30II8KGtlVXNzpzEECJOsIbpsaMDazMhgOgiTDvOr9x1kUSHb9q13S+eMy7NbdX hjlbG9ny05rehl6l27QdiLOTbvedReCPKgccQU0+FN8nyeyuRHmU9bHTMes59B5jKY/T bMiA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:message-id:date:subject:cc:to :from:dmarc-filter:delivered-to; bh=G4arP+uXTpGiv4Kq4F6SDg46zvZGtElKBCGmfctjUwU=; b=ByTUrOe/Gtg4pcwH44xGv1g9w0CwJnluFgYN+mpXmY2G+NzUY/68BPj4T2z1Gc8RzC NoczPkTxgYM/LMGA58qNY0TKXcZEgZuBxutZwsMuOt2UmJD9Bfy0Uxt4vQ19+op+RS1A pzG6m7XHdD5SXCOWSTM2H2+FvOlm11NbeXlLbMaYpn9wHdlyJomRFx8S7vCeW7RKulcI 8R8M8hlMEjkvYGPrva1XvcEeph43/vpnGwo2+SpwrrqUwuIAvAFSHooo4sVbpDQc2+gU F1gZ2F4ZdiEtXaj7CApRjcXTpqxnhwVixgz7Y3C9p9wYa2VPHha8OKRHpzO1uJCU8+mr EERw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id p3-20020a170906140300b0093a36dc8966si1212977ejc.499.2023.04.04.00.49.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Apr 2023 00:49:41 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id CBD02385828E for ; Tue, 4 Apr 2023 07:49:35 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from zg8tmja2lje4os4yms4ymjma.icoremail.net (zg8tmja2lje4os4yms4ymjma.icoremail.net [206.189.21.223]) by sourceware.org (Postfix) with ESMTP id 8273C3858D1E for ; Tue, 4 Apr 2023 07:49:09 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 8273C3858D1E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=eswincomputing.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=eswincomputing.com Received: from host014-ubuntu-1804.lxd (unknown [10.12.130.31]) by app1 (Coremail) with SMTP id EwgMCgBX9cRx1itkvIcCAA--.19490S4; Tue, 04 Apr 2023 15:49:05 +0800 (CST) From: Li Xu To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, palmer@dabbelt.com, Li Xu Subject: [PATCH] RISC-V: Fix typo Date: Tue, 4 Apr 2023 15:49:03 +0800 Message-Id: <20230404074903.4275-1-xuli1@eswincomputing.com> X-Mailer: git-send-email 2.17.1 X-CM-TRANSID: EwgMCgBX9cRx1itkvIcCAA--.19490S4 X-Coremail-Antispam: 1UD129KBjvJXoWxAF1Utw13Gr4xtFW8Kr4xCrg_yoW5ArWrpa yYgr4aya4fAFs7uw13K3y8Gay3tasa9w45Gws5Ar15Aay5G398ZF1DG343Ar1UXFn8Xr1a ka4Uuw4aka18J3DanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2 9KBjDU0xBIdaVrnRJUUUk214x267AKxVWUJVW8JwAFc2x0x2IEx4CE42xK8VAvwI8IcIk0 rVWrJVCq3wAFIxvE14AKwVWUJVWUGwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xGY2AK02 1l84ACjcxK6xIIjxv20xvE14v26w1j6s0DM28EF7xvwVC0I7IYx2IY6xkF7I0E14v26r4U JVWxJr1l84ACjcxK6I8E87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_Gc CE3s1le2I262IYc4CY6c8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E 2Ix0cI8IcVAFwI0_Jr0_Jr4lYx0Ex4A2jsIE14v26r1j6r4UMcvjeVCFs4IE7xkEbVWUJV W8JwACjcxG0xvY0x0EwIxGrwACjI8F5VA0II8E6IAqYI8I648v4I1lc2xSY4AK6svPMxAI w28IcxkI7VAKI48JMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr 4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUAVWUtwCIc40Y0x0EwIxG rwCI42IY6xIIjxv20xvE14v26r1j6r1xMIIF0xvE2Ix0cI8IcVCY1x0267AKxVWUJVW8Jw CI42IY6xAIw20EY4v20xvaj40_Jr0_JF4lIxAIcVC2z280aVAFwI0_Jr0_Gr1lIxAIcVC2 z280aVCY1x0267AKxVWUJVW8JbIYCTnIWIevJa73UjIFyTuYvjfU5WlkUUUUU X-CM-SenderInfo: 50xoxi46hv4xpqfrz1xxwl0woofrz/ X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1762231144286691514?= X-GMAIL-MSGID: =?utf-8?q?1762231144286691514?= gcc/ChangeLog: * config/riscv/riscv-vector-builtins.def: Fix typo. * config/riscv/riscv.cc (riscv_dwarf_poly_indeterminate_value): Ditto. * config/riscv/vector-iterators.md: Ditto. --- gcc/config/riscv/riscv-vector-builtins.def | 3 +-- gcc/config/riscv/riscv.cc | 4 ++-- gcc/config/riscv/vector-iterators.md | 4 ++-- 3 files changed, 5 insertions(+), 6 deletions(-) diff --git a/gcc/config/riscv/riscv-vector-builtins.def b/gcc/config/riscv/riscv-vector-builtins.def index 2d527f76f0a..563ad355342 100644 --- a/gcc/config/riscv/riscv-vector-builtins.def +++ b/gcc/config/riscv/riscv-vector-builtins.def @@ -65,8 +65,7 @@ along with GCC; see the file COPYING3. If not see #define DEF_RVV_BASE_TYPE(NAME, TYPE) #endif -/* Use "DEF_RVV_TYPE_INDEX" macro to define RVV function types. - The 'NAME' will be concatenated into intrinsic function name. */ +/* Use "DEF_RVV_TYPE_INDEX" macro to define RVV function types. */ #ifndef DEF_RVV_TYPE_INDEX #define DEF_RVV_TYPE_INDEX(VECTOR, MASK, SIGNED, UNSIGNED, EEW8_INDEX, EEW16_INDEX, \ EEW32_INDEX, EEW64_INDEX, SHIFT, DOUBLE_TRUNC, \ diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc index 76eee4a55e9..5f542932d13 100644 --- a/gcc/config/riscv/riscv.cc +++ b/gcc/config/riscv/riscv.cc @@ -7048,8 +7048,8 @@ riscv_dwarf_poly_indeterminate_value (unsigned int i, unsigned int *factor, int *offset) { /* Polynomial invariant 1 == (VLENB / riscv_bytes_per_vector_chunk) - 1. - 1. TARGET_MIN_VLEN == 32, olynomial invariant 1 == (VLENB / 4) - 1. - 2. TARGET_MIN_VLEN > 32, olynomial invariant 1 == (VLENB / 8) - 1. + 1. TARGET_MIN_VLEN == 32, polynomial invariant 1 == (VLENB / 4) - 1. + 2. TARGET_MIN_VLEN > 32, polynomial invariant 1 == (VLENB / 8) - 1. */ gcc_assert (i == 1); *factor = riscv_bytes_per_vector_chunk; diff --git a/gcc/config/riscv/vector-iterators.md b/gcc/config/riscv/vector-iterators.md index 34e486e48ca..194e9b8f57f 100644 --- a/gcc/config/riscv/vector-iterators.md +++ b/gcc/config/riscv/vector-iterators.md @@ -727,7 +727,7 @@ (VNx1QI "vnx4hi") (VNx2QI "vnx4hi") (VNx4QI "vnx4hi") (VNx8QI "vnx4hi") (VNx16QI "vnx4hi") (VNx32QI "vnx4hi") (VNx64QI "vnx4hi") (VNx1HI "vnx2si") (VNx2HI "vnx2si") (VNx4HI "vnx2si") - (VNx8HI "vnx2si") (VNx16HI "vnx2si") (VNx32HI "vnx2SI") + (VNx8HI "vnx2si") (VNx16HI "vnx2si") (VNx32HI "vnx2si") (VNx1SI "vnx2di") (VNx2SI "vnx2di") (VNx4SI "vnx2di") (VNx8SI "vnx2di") (VNx16SI "vnx2di") (VNx1SF "vnx1df") (VNx2SF "vnx1df") @@ -738,7 +738,7 @@ (VNx1QI "vnx2hi") (VNx2QI "vnx2hi") (VNx4QI "vnx2hi") (VNx8QI "vnx2hi") (VNx16QI "vnx2hi") (VNx32QI "vnx2hi") (VNx1HI "vnx1si") (VNx2HI "vnx1si") (VNx4HI "vnx1si") - (VNx8HI "vnx1si") (VNx16HI "vnx1SI") + (VNx8HI "vnx1si") (VNx16HI "vnx1si") ]) (define_mode_attr VDEMOTE [