From patchwork Thu Feb 16 03:44:45 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 57833 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp87646wrn; Wed, 15 Feb 2023 19:46:04 -0800 (PST) X-Google-Smtp-Source: AK7set9rBq0Jqvv8tYQvQPv9OWvyNsxiuVvgsq0XYYUTnIJAm3BVEa+zaMBYy3tstNcU0rXD8IlK X-Received: by 2002:a17:906:2983:b0:8af:54d2:36af with SMTP id x3-20020a170906298300b008af54d236afmr4818562eje.76.1676519164037; Wed, 15 Feb 2023 19:46:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1676519164; cv=none; d=google.com; s=arc-20160816; b=G9/mHNCJDkVAZJxZFqARSLE82fAqUV2yRCerVrHhEIGZQwh10owd7NA39pRR/nteFG NATcwjaqqzJgBNKmbA9pALemUA0HCGPddiAKcckf8/bQJTqCvwmw9eDB5tm/f62CC4ba 9fiKLbdyGKQEEHuLnV7Elen93iH6w/CDETnwPnGg8i5iyk3V2FJMAUbPxWFaTs2JJSVm 2CM3KCq76d2gbY+2h5A4y6RD9orRKQjHMb61Zk7yegWVsx480scdy2qs2BOc1iVW8j+q /BbYDBD/j9484WFgBrdpHK3srrS0x0xvHLuH57TpmFPXoo1joUrH9rABCYio65woE3P1 Vy4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=RNBgjDwwChuhLTfEmYdSfiiEoFS7m32gMZI+f1bHGzw=; b=x1Au00DY0fU+GzrFuppumpfpSgrwVurxDZkzY+pyJlcnR+OOl8fDYU4DFz/4b1no87 1JlhLTTVrh8BzW8B08tnPAS5VILhc7SPbL+iPVaeETxZIJ46ELMhThC4UR1Zb7A1j3+P 5jTMDsbG3lpvnn02ShJaVXf6oY+e8XSAKVJ6SbmhuQZh/NYCGJm58bAGuL5pyvyEFN69 wx+R1eGNuYe6xGXDR3ayzRBiO3/fSl0pI5qBZ2e1CL0P3UfGPaCHfZkTIH1xQiyC17KO s83NFYLsG9Zi15QizOOtBDQ0wH5SCLWzwPnMfKNKLBINHXESJy3puBxJYlbFkThI36BH v7ng== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id u12-20020a05640207cc00b0049e1913b734si747315edy.200.2023.02.15.19.46.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Feb 2023 19:46:04 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 52BFE3858022 for ; Thu, 16 Feb 2023 03:46:02 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbg150.qq.com (smtpbg150.qq.com [18.132.163.193]) by sourceware.org (Postfix) with ESMTPS id 92A843858D33 for ; Thu, 16 Feb 2023 03:44:54 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 92A843858D33 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp70t1676519087t3x4rz2p Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Thu, 16 Feb 2023 11:44:46 +0800 (CST) X-QQ-SSF: 01400000000000E0M000000A0000000 X-QQ-FEAT: q+yjhizk/eIMcpY9jUmSxbb1xG4szt9WUXoA9G5kx40r9IrHCMHxMS5BqyEch yKjBcxR7R6WYLyzjufpEk6snQ+879THuKgLu+G96xnDkM1t2AYlP3YeUMk6AnCgWRtkfpGF KaqxsuBVOcptUBk4IMa3W34HAvOweyC1MbiMwGrJuNKhIpF/7uZCryVfid3jAXubBuRahu2 HoAcj1g6MXbayGHOVqL516Bk108maKTHIgiibQ3gm71PJHrElMePZOhY9Vzo3H6JSVQ/0Hh H+JX2Ji7/UT0Fd+thc3huOTmh5YsAnU1kVFnmdHcgd7+222SDRpbxWlO5iWd+fSEMkuRa+8 KXp7Y7ATb0tULv074GzNTu/P9VkGyAjQ320LjhALaCPsauqXQn2u+XYIor08Q== X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add all mask C++ api tests Date: Thu, 16 Feb 2023 11:44:45 +0800 Message-Id: <20230216034445.18092-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-11.1 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757957759107909864?= X-GMAIL-MSGID: =?utf-8?q?1757957759107909864?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * g++.target/riscv/rvv/base/vcpop_m-1.C: New test. * g++.target/riscv/rvv/base/vcpop_m-2.C: New test. * g++.target/riscv/rvv/base/vcpop_m-3.C: New test. * g++.target/riscv/rvv/base/vfirst_m-1.C: New test. * g++.target/riscv/rvv/base/vfirst_m-2.C: New test. * g++.target/riscv/rvv/base/vfirst_m-3.C: New test. * g++.target/riscv/rvv/base/vid_v-1.C: New test. * g++.target/riscv/rvv/base/vid_v-2.C: New test. * g++.target/riscv/rvv/base/vid_v-3.C: New test. * g++.target/riscv/rvv/base/vid_v_m-1.C: New test. * g++.target/riscv/rvv/base/vid_v_m-2.C: New test. * g++.target/riscv/rvv/base/vid_v_m-3.C: New test. * g++.target/riscv/rvv/base/vid_v_mu-1.C: New test. * g++.target/riscv/rvv/base/vid_v_mu-2.C: New test. * g++.target/riscv/rvv/base/vid_v_mu-3.C: New test. * g++.target/riscv/rvv/base/viota_m_m-1.C: New test. * g++.target/riscv/rvv/base/viota_m_m-2.C: New test. * g++.target/riscv/rvv/base/viota_m_m-3.C: New test. * g++.target/riscv/rvv/base/viota_m_mu-1.C: New test. * g++.target/riscv/rvv/base/viota_m_mu-2.C: New test. * g++.target/riscv/rvv/base/viota_m_mu-3.C: New test. * g++.target/riscv/rvv/base/viota_m_tu-1.C: New test. * g++.target/riscv/rvv/base/viota_m_tu-2.C: New test. * g++.target/riscv/rvv/base/viota_m_tu-3.C: New test. * g++.target/riscv/rvv/base/viota_m_tum-1.C: New test. * g++.target/riscv/rvv/base/viota_m_tum-2.C: New test. * g++.target/riscv/rvv/base/viota_m_tum-3.C: New test. * g++.target/riscv/rvv/base/viota_m_tumu-1.C: New test. * g++.target/riscv/rvv/base/viota_m_tumu-2.C: New test. * g++.target/riscv/rvv/base/viota_m_tumu-3.C: New test. * g++.target/riscv/rvv/base/vlm_v-1.C: New test. * g++.target/riscv/rvv/base/vlm_v-2.C: New test. * g++.target/riscv/rvv/base/vlm_v-3.C: New test. * g++.target/riscv/rvv/base/vsm_v-1.C: New test. * g++.target/riscv/rvv/base/vsm_v-2.C: New test. * g++.target/riscv/rvv/base/vsm_v-3.C: New test. --- .../g++.target/riscv/rvv/base/vcpop_m-1.C | 104 ++++++ .../g++.target/riscv/rvv/base/vcpop_m-2.C | 104 ++++++ .../g++.target/riscv/rvv/base/vcpop_m-3.C | 104 ++++++ .../g++.target/riscv/rvv/base/vfirst_m-1.C | 104 ++++++ .../g++.target/riscv/rvv/base/vfirst_m-2.C | 104 ++++++ .../g++.target/riscv/rvv/base/vfirst_m-3.C | 104 ++++++ .../g++.target/riscv/rvv/base/vid_v-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_m-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_m-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_m-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_mu-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_mu-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vid_v_mu-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_m-1.C | 314 ++++++++++++++++++ .../g++.target/riscv/rvv/base/viota_m_m-2.C | 314 ++++++++++++++++++ .../g++.target/riscv/rvv/base/viota_m_m-3.C | 314 ++++++++++++++++++ .../g++.target/riscv/rvv/base/viota_m_mu-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_mu-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_mu-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tu-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tu-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tu-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tum-1.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tum-2.C | 160 +++++++++ .../g++.target/riscv/rvv/base/viota_m_tum-3.C | 160 +++++++++ .../riscv/rvv/base/viota_m_tumu-1.C | 160 +++++++++ .../riscv/rvv/base/viota_m_tumu-2.C | 160 +++++++++ .../riscv/rvv/base/viota_m_tumu-3.C | 160 +++++++++ .../g++.target/riscv/rvv/base/vlm_v-1.C | 55 +++ .../g++.target/riscv/rvv/base/vlm_v-2.C | 55 +++ .../g++.target/riscv/rvv/base/vlm_v-3.C | 55 +++ .../g++.target/riscv/rvv/base/vsm_v-1.C | 55 +++ .../g++.target/riscv/rvv/base/vsm_v-2.C | 55 +++ .../g++.target/riscv/rvv/base/vsm_v-3.C | 55 +++ 36 files changed, 5256 insertions(+) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-3.C diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-1.C new file mode 100644 index 00000000000..d4aa6745675 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-1.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +uint64_t test___riscv_vcpop(vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + +uint64_t test___riscv_vcpop(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-2.C new file mode 100644 index 00000000000..e08e6ca60fc --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-2.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +uint64_t test___riscv_vcpop(vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(op1,31); +} + + +uint64_t test___riscv_vcpop(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + +uint64_t test___riscv_vcpop(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-3.C new file mode 100644 index 00000000000..a7dae462e33 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vcpop_m-3.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +uint64_t test___riscv_vcpop(vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(op1,32); +} + + +uint64_t test___riscv_vcpop(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + +uint64_t test___riscv_vcpop(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vcpop(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vcpop\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-1.C new file mode 100644 index 00000000000..9d1e179bcf6 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-1.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +long test___riscv_vfirst(vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(op1,vl); +} + + +long test___riscv_vfirst(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + +long test___riscv_vfirst(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-2.C new file mode 100644 index 00000000000..cbb0bd7927d --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-2.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +long test___riscv_vfirst(vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(op1,31); +} + + +long test___riscv_vfirst(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + +long test___riscv_vfirst(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-3.C new file mode 100644 index 00000000000..c39b142c31f --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vfirst_m-3.C @@ -0,0 +1,104 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +long test___riscv_vfirst(vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(op1,32); +} + + +long test___riscv_vfirst(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + +long test___riscv_vfirst(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_vfirst(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vfirst\.m\s+[a-x0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-1.C new file mode 100644 index 00000000000..9ec685594ee --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8(size_t vl) +{ + return __riscv_vid_v_u8mf8(vl); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4(size_t vl) +{ + return __riscv_vid_v_u8mf4(vl); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2(size_t vl) +{ + return __riscv_vid_v_u8mf2(vl); +} + + +vuint8m1_t test___riscv_vid_v_u8m1(size_t vl) +{ + return __riscv_vid_v_u8m1(vl); +} + + +vuint8m2_t test___riscv_vid_v_u8m2(size_t vl) +{ + return __riscv_vid_v_u8m2(vl); +} + + +vuint8m4_t test___riscv_vid_v_u8m4(size_t vl) +{ + return __riscv_vid_v_u8m4(vl); +} + + +vuint8m8_t test___riscv_vid_v_u8m8(size_t vl) +{ + return __riscv_vid_v_u8m8(vl); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4(size_t vl) +{ + return __riscv_vid_v_u16mf4(vl); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2(size_t vl) +{ + return __riscv_vid_v_u16mf2(vl); +} + + +vuint16m1_t test___riscv_vid_v_u16m1(size_t vl) +{ + return __riscv_vid_v_u16m1(vl); +} + + +vuint16m2_t test___riscv_vid_v_u16m2(size_t vl) +{ + return __riscv_vid_v_u16m2(vl); +} + + +vuint16m4_t test___riscv_vid_v_u16m4(size_t vl) +{ + return __riscv_vid_v_u16m4(vl); +} + + +vuint16m8_t test___riscv_vid_v_u16m8(size_t vl) +{ + return __riscv_vid_v_u16m8(vl); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2(size_t vl) +{ + return __riscv_vid_v_u32mf2(vl); +} + + +vuint32m1_t test___riscv_vid_v_u32m1(size_t vl) +{ + return __riscv_vid_v_u32m1(vl); +} + + +vuint32m2_t test___riscv_vid_v_u32m2(size_t vl) +{ + return __riscv_vid_v_u32m2(vl); +} + + +vuint32m4_t test___riscv_vid_v_u32m4(size_t vl) +{ + return __riscv_vid_v_u32m4(vl); +} + + +vuint32m8_t test___riscv_vid_v_u32m8(size_t vl) +{ + return __riscv_vid_v_u32m8(vl); +} + + +vuint64m1_t test___riscv_vid_v_u64m1(size_t vl) +{ + return __riscv_vid_v_u64m1(vl); +} + + +vuint64m2_t test___riscv_vid_v_u64m2(size_t vl) +{ + return __riscv_vid_v_u64m2(vl); +} + + +vuint64m4_t test___riscv_vid_v_u64m4(size_t vl) +{ + return __riscv_vid_v_u64m4(vl); +} + + +vuint64m8_t test___riscv_vid_v_u64m8(size_t vl) +{ + return __riscv_vid_v_u64m8(vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-2.C new file mode 100644 index 00000000000..63a3b1d9237 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8(size_t vl) +{ + return __riscv_vid_v_u8mf8(31); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4(size_t vl) +{ + return __riscv_vid_v_u8mf4(31); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2(size_t vl) +{ + return __riscv_vid_v_u8mf2(31); +} + + +vuint8m1_t test___riscv_vid_v_u8m1(size_t vl) +{ + return __riscv_vid_v_u8m1(31); +} + + +vuint8m2_t test___riscv_vid_v_u8m2(size_t vl) +{ + return __riscv_vid_v_u8m2(31); +} + + +vuint8m4_t test___riscv_vid_v_u8m4(size_t vl) +{ + return __riscv_vid_v_u8m4(31); +} + + +vuint8m8_t test___riscv_vid_v_u8m8(size_t vl) +{ + return __riscv_vid_v_u8m8(31); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4(size_t vl) +{ + return __riscv_vid_v_u16mf4(31); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2(size_t vl) +{ + return __riscv_vid_v_u16mf2(31); +} + + +vuint16m1_t test___riscv_vid_v_u16m1(size_t vl) +{ + return __riscv_vid_v_u16m1(31); +} + + +vuint16m2_t test___riscv_vid_v_u16m2(size_t vl) +{ + return __riscv_vid_v_u16m2(31); +} + + +vuint16m4_t test___riscv_vid_v_u16m4(size_t vl) +{ + return __riscv_vid_v_u16m4(31); +} + + +vuint16m8_t test___riscv_vid_v_u16m8(size_t vl) +{ + return __riscv_vid_v_u16m8(31); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2(size_t vl) +{ + return __riscv_vid_v_u32mf2(31); +} + + +vuint32m1_t test___riscv_vid_v_u32m1(size_t vl) +{ + return __riscv_vid_v_u32m1(31); +} + + +vuint32m2_t test___riscv_vid_v_u32m2(size_t vl) +{ + return __riscv_vid_v_u32m2(31); +} + + +vuint32m4_t test___riscv_vid_v_u32m4(size_t vl) +{ + return __riscv_vid_v_u32m4(31); +} + + +vuint32m8_t test___riscv_vid_v_u32m8(size_t vl) +{ + return __riscv_vid_v_u32m8(31); +} + + +vuint64m1_t test___riscv_vid_v_u64m1(size_t vl) +{ + return __riscv_vid_v_u64m1(31); +} + + +vuint64m2_t test___riscv_vid_v_u64m2(size_t vl) +{ + return __riscv_vid_v_u64m2(31); +} + + +vuint64m4_t test___riscv_vid_v_u64m4(size_t vl) +{ + return __riscv_vid_v_u64m4(31); +} + + +vuint64m8_t test___riscv_vid_v_u64m8(size_t vl) +{ + return __riscv_vid_v_u64m8(31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-3.C new file mode 100644 index 00000000000..19995364639 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8(size_t vl) +{ + return __riscv_vid_v_u8mf8(32); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4(size_t vl) +{ + return __riscv_vid_v_u8mf4(32); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2(size_t vl) +{ + return __riscv_vid_v_u8mf2(32); +} + + +vuint8m1_t test___riscv_vid_v_u8m1(size_t vl) +{ + return __riscv_vid_v_u8m1(32); +} + + +vuint8m2_t test___riscv_vid_v_u8m2(size_t vl) +{ + return __riscv_vid_v_u8m2(32); +} + + +vuint8m4_t test___riscv_vid_v_u8m4(size_t vl) +{ + return __riscv_vid_v_u8m4(32); +} + + +vuint8m8_t test___riscv_vid_v_u8m8(size_t vl) +{ + return __riscv_vid_v_u8m8(32); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4(size_t vl) +{ + return __riscv_vid_v_u16mf4(32); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2(size_t vl) +{ + return __riscv_vid_v_u16mf2(32); +} + + +vuint16m1_t test___riscv_vid_v_u16m1(size_t vl) +{ + return __riscv_vid_v_u16m1(32); +} + + +vuint16m2_t test___riscv_vid_v_u16m2(size_t vl) +{ + return __riscv_vid_v_u16m2(32); +} + + +vuint16m4_t test___riscv_vid_v_u16m4(size_t vl) +{ + return __riscv_vid_v_u16m4(32); +} + + +vuint16m8_t test___riscv_vid_v_u16m8(size_t vl) +{ + return __riscv_vid_v_u16m8(32); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2(size_t vl) +{ + return __riscv_vid_v_u32mf2(32); +} + + +vuint32m1_t test___riscv_vid_v_u32m1(size_t vl) +{ + return __riscv_vid_v_u32m1(32); +} + + +vuint32m2_t test___riscv_vid_v_u32m2(size_t vl) +{ + return __riscv_vid_v_u32m2(32); +} + + +vuint32m4_t test___riscv_vid_v_u32m4(size_t vl) +{ + return __riscv_vid_v_u32m4(32); +} + + +vuint32m8_t test___riscv_vid_v_u32m8(size_t vl) +{ + return __riscv_vid_v_u32m8(32); +} + + +vuint64m1_t test___riscv_vid_v_u64m1(size_t vl) +{ + return __riscv_vid_v_u64m1(32); +} + + +vuint64m2_t test___riscv_vid_v_u64m2(size_t vl) +{ + return __riscv_vid_v_u64m2(32); +} + + +vuint64m4_t test___riscv_vid_v_u64m4(size_t vl) +{ + return __riscv_vid_v_u64m4(32); +} + + +vuint64m8_t test___riscv_vid_v_u64m8(size_t vl) +{ + return __riscv_vid_v_u64m8(32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-1.C new file mode 100644 index 00000000000..95fb5005e3f --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf8_m(mask,vl); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf4_m(mask,vl); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf2_m(mask,vl); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u8m1_m(mask,vl); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u8m2_m(mask,vl); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u8m4_m(mask,vl); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_m(vbool1_t mask,size_t vl) +{ + return __riscv_vid_v_u8m8_m(mask,vl); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf4_m(mask,vl); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf2_m(mask,vl); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u16m1_m(mask,vl); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u16m2_m(mask,vl); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u16m4_m(mask,vl); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u16m8_m(mask,vl); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u32mf2_m(mask,vl); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u32m1_m(mask,vl); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u32m2_m(mask,vl); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u32m4_m(mask,vl); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u32m8_m(mask,vl); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u64m1_m(mask,vl); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u64m2_m(mask,vl); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u64m4_m(mask,vl); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u64m8_m(mask,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-2.C new file mode 100644 index 00000000000..e1434c788e0 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf8_m(mask,31); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf4_m(mask,31); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf2_m(mask,31); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u8m1_m(mask,31); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u8m2_m(mask,31); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u8m4_m(mask,31); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_m(vbool1_t mask,size_t vl) +{ + return __riscv_vid_v_u8m8_m(mask,31); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf4_m(mask,31); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf2_m(mask,31); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u16m1_m(mask,31); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u16m2_m(mask,31); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u16m4_m(mask,31); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u16m8_m(mask,31); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u32mf2_m(mask,31); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u32m1_m(mask,31); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u32m2_m(mask,31); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u32m4_m(mask,31); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u32m8_m(mask,31); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u64m1_m(mask,31); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u64m2_m(mask,31); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u64m4_m(mask,31); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u64m8_m(mask,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-3.C new file mode 100644 index 00000000000..d9c51908e1e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_m-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf8_m(mask,32); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf4_m(mask,32); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u8mf2_m(mask,32); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u8m1_m(mask,32); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u8m2_m(mask,32); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u8m4_m(mask,32); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_m(vbool1_t mask,size_t vl) +{ + return __riscv_vid_v_u8m8_m(mask,32); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf4_m(mask,32); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u16mf2_m(mask,32); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u16m1_m(mask,32); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u16m2_m(mask,32); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u16m4_m(mask,32); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_m(vbool2_t mask,size_t vl) +{ + return __riscv_vid_v_u16m8_m(mask,32); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u32mf2_m(mask,32); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u32m1_m(mask,32); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u32m2_m(mask,32); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u32m4_m(mask,32); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_m(vbool4_t mask,size_t vl) +{ + return __riscv_vid_v_u32m8_m(mask,32); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_m(vbool64_t mask,size_t vl) +{ + return __riscv_vid_v_u64m1_m(mask,32); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_m(vbool32_t mask,size_t vl) +{ + return __riscv_vid_v_u64m2_m(mask,32); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_m(vbool16_t mask,size_t vl) +{ + return __riscv_vid_v_u64m4_m(mask,32); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_m(vbool8_t mask,size_t vl) +{ + return __riscv_vid_v_u64m8_m(mask,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-1.C new file mode 100644 index 00000000000..c407d19fd7a --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf8_mu(mask,maskedoff,vl); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf4_mu(mask,maskedoff,vl); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf2_mu(mask,maskedoff,vl); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m1_mu(mask,maskedoff,vl); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m2_mu(mask,maskedoff,vl); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m4_mu(mask,maskedoff,vl); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m8_mu(mask,maskedoff,vl); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf4_mu(mask,maskedoff,vl); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf2_mu(mask,maskedoff,vl); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m1_mu(mask,maskedoff,vl); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m2_mu(mask,maskedoff,vl); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m4_mu(mask,maskedoff,vl); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m8_mu(mask,maskedoff,vl); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32mf2_mu(mask,maskedoff,vl); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m1_mu(mask,maskedoff,vl); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m2_mu(mask,maskedoff,vl); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m4_mu(mask,maskedoff,vl); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m8_mu(mask,maskedoff,vl); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m1_mu(mask,maskedoff,vl); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m2_mu(mask,maskedoff,vl); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m4_mu(mask,maskedoff,vl); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m8_mu(mask,maskedoff,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-2.C new file mode 100644 index 00000000000..2f55e49c525 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf8_mu(mask,maskedoff,31); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf4_mu(mask,maskedoff,31); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf2_mu(mask,maskedoff,31); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m1_mu(mask,maskedoff,31); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m2_mu(mask,maskedoff,31); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m4_mu(mask,maskedoff,31); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m8_mu(mask,maskedoff,31); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf4_mu(mask,maskedoff,31); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf2_mu(mask,maskedoff,31); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m1_mu(mask,maskedoff,31); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m2_mu(mask,maskedoff,31); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m4_mu(mask,maskedoff,31); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m8_mu(mask,maskedoff,31); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32mf2_mu(mask,maskedoff,31); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m1_mu(mask,maskedoff,31); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m2_mu(mask,maskedoff,31); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m4_mu(mask,maskedoff,31); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m8_mu(mask,maskedoff,31); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m1_mu(mask,maskedoff,31); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m2_mu(mask,maskedoff,31); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m4_mu(mask,maskedoff,31); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m8_mu(mask,maskedoff,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-3.C new file mode 100644 index 00000000000..3e3b5a85cf7 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vid_v_mu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_vid_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf8_mu(mask,maskedoff,32); +} + + +vuint8mf4_t test___riscv_vid_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf4_mu(mask,maskedoff,32); +} + + +vuint8mf2_t test___riscv_vid_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8mf2_mu(mask,maskedoff,32); +} + + +vuint8m1_t test___riscv_vid_v_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m1_mu(mask,maskedoff,32); +} + + +vuint8m2_t test___riscv_vid_v_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m2_mu(mask,maskedoff,32); +} + + +vuint8m4_t test___riscv_vid_v_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m4_mu(mask,maskedoff,32); +} + + +vuint8m8_t test___riscv_vid_v_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u8m8_mu(mask,maskedoff,32); +} + + +vuint16mf4_t test___riscv_vid_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf4_mu(mask,maskedoff,32); +} + + +vuint16mf2_t test___riscv_vid_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16mf2_mu(mask,maskedoff,32); +} + + +vuint16m1_t test___riscv_vid_v_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m1_mu(mask,maskedoff,32); +} + + +vuint16m2_t test___riscv_vid_v_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m2_mu(mask,maskedoff,32); +} + + +vuint16m4_t test___riscv_vid_v_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m4_mu(mask,maskedoff,32); +} + + +vuint16m8_t test___riscv_vid_v_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u16m8_mu(mask,maskedoff,32); +} + + +vuint32mf2_t test___riscv_vid_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32mf2_mu(mask,maskedoff,32); +} + + +vuint32m1_t test___riscv_vid_v_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m1_mu(mask,maskedoff,32); +} + + +vuint32m2_t test___riscv_vid_v_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m2_mu(mask,maskedoff,32); +} + + +vuint32m4_t test___riscv_vid_v_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m4_mu(mask,maskedoff,32); +} + + +vuint32m8_t test___riscv_vid_v_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u32m8_mu(mask,maskedoff,32); +} + + +vuint64m1_t test___riscv_vid_v_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m1_mu(mask,maskedoff,32); +} + + +vuint64m2_t test___riscv_vid_v_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m2_mu(mask,maskedoff,32); +} + + +vuint64m4_t test___riscv_vid_v_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m4_mu(mask,maskedoff,32); +} + + +vuint64m8_t test___riscv_vid_v_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,size_t vl) +{ + return __riscv_vid_v_u64m8_mu(mask,maskedoff,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vid\.v\s+v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-1.C new file mode 100644 index 00000000000..c1564036324 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-1.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8(op1,vl); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4(op1,vl); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2(op1,vl); +} + + +vuint8m1_t test___riscv_viota_m_u8m1(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1(op1,vl); +} + + +vuint8m2_t test___riscv_viota_m_u8m2(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2(op1,vl); +} + + +vuint8m4_t test___riscv_viota_m_u8m4(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4(op1,vl); +} + + +vuint8m8_t test___riscv_viota_m_u8m8(vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8(op1,vl); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4(op1,vl); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2(op1,vl); +} + + +vuint16m1_t test___riscv_viota_m_u16m1(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1(op1,vl); +} + + +vuint16m2_t test___riscv_viota_m_u16m2(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2(op1,vl); +} + + +vuint16m4_t test___riscv_viota_m_u16m4(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4(op1,vl); +} + + +vuint16m8_t test___riscv_viota_m_u16m8(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8(op1,vl); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2(op1,vl); +} + + +vuint32m1_t test___riscv_viota_m_u32m1(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1(op1,vl); +} + + +vuint32m2_t test___riscv_viota_m_u32m2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2(op1,vl); +} + + +vuint32m4_t test___riscv_viota_m_u32m4(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4(op1,vl); +} + + +vuint32m8_t test___riscv_viota_m_u32m8(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8(op1,vl); +} + + +vuint64m1_t test___riscv_viota_m_u64m1(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1(op1,vl); +} + + +vuint64m2_t test___riscv_viota_m_u64m2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2(op1,vl); +} + + +vuint64m4_t test___riscv_viota_m_u64m4(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4(op1,vl); +} + + +vuint64m8_t test___riscv_viota_m_u64m8(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8(op1,vl); +} + + +vuint8mf8_t test___riscv_viota_m_u8mf8_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_m(mask,op1,vl); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_m(mask,op1,vl); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_m(mask,op1,vl); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_m(mask,op1,vl); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_m(mask,op1,vl); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_m(mask,op1,vl); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_m(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_m(mask,op1,vl); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_m(mask,op1,vl); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_m(mask,op1,vl); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_m(mask,op1,vl); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_m(mask,op1,vl); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_m(mask,op1,vl); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_m(mask,op1,vl); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_m(mask,op1,vl); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_m(mask,op1,vl); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_m(mask,op1,vl); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_m(mask,op1,vl); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_m(mask,op1,vl); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_m(mask,op1,vl); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_m(mask,op1,vl); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_m(mask,op1,vl); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_m(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-2.C new file mode 100644 index 00000000000..4c554393849 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-2.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8(op1,31); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4(op1,31); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2(op1,31); +} + + +vuint8m1_t test___riscv_viota_m_u8m1(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1(op1,31); +} + + +vuint8m2_t test___riscv_viota_m_u8m2(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2(op1,31); +} + + +vuint8m4_t test___riscv_viota_m_u8m4(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4(op1,31); +} + + +vuint8m8_t test___riscv_viota_m_u8m8(vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8(op1,31); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4(op1,31); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2(op1,31); +} + + +vuint16m1_t test___riscv_viota_m_u16m1(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1(op1,31); +} + + +vuint16m2_t test___riscv_viota_m_u16m2(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2(op1,31); +} + + +vuint16m4_t test___riscv_viota_m_u16m4(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4(op1,31); +} + + +vuint16m8_t test___riscv_viota_m_u16m8(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8(op1,31); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2(op1,31); +} + + +vuint32m1_t test___riscv_viota_m_u32m1(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1(op1,31); +} + + +vuint32m2_t test___riscv_viota_m_u32m2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2(op1,31); +} + + +vuint32m4_t test___riscv_viota_m_u32m4(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4(op1,31); +} + + +vuint32m8_t test___riscv_viota_m_u32m8(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8(op1,31); +} + + +vuint64m1_t test___riscv_viota_m_u64m1(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1(op1,31); +} + + +vuint64m2_t test___riscv_viota_m_u64m2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2(op1,31); +} + + +vuint64m4_t test___riscv_viota_m_u64m4(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4(op1,31); +} + + +vuint64m8_t test___riscv_viota_m_u64m8(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8(op1,31); +} + + +vuint8mf8_t test___riscv_viota_m_u8mf8_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_m(mask,op1,31); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_m(mask,op1,31); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_m(mask,op1,31); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_m(mask,op1,31); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_m(mask,op1,31); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_m(mask,op1,31); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_m(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_m(mask,op1,31); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_m(mask,op1,31); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_m(mask,op1,31); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_m(mask,op1,31); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_m(mask,op1,31); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_m(mask,op1,31); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_m(mask,op1,31); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_m(mask,op1,31); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_m(mask,op1,31); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_m(mask,op1,31); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_m(mask,op1,31); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_m(mask,op1,31); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_m(mask,op1,31); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_m(mask,op1,31); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_m(mask,op1,31); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_m(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-3.C new file mode 100644 index 00000000000..28e358738b7 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_m-3.C @@ -0,0 +1,314 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8(op1,32); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4(op1,32); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2(op1,32); +} + + +vuint8m1_t test___riscv_viota_m_u8m1(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1(op1,32); +} + + +vuint8m2_t test___riscv_viota_m_u8m2(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2(op1,32); +} + + +vuint8m4_t test___riscv_viota_m_u8m4(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4(op1,32); +} + + +vuint8m8_t test___riscv_viota_m_u8m8(vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8(op1,32); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4(op1,32); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2(op1,32); +} + + +vuint16m1_t test___riscv_viota_m_u16m1(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1(op1,32); +} + + +vuint16m2_t test___riscv_viota_m_u16m2(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2(op1,32); +} + + +vuint16m4_t test___riscv_viota_m_u16m4(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4(op1,32); +} + + +vuint16m8_t test___riscv_viota_m_u16m8(vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8(op1,32); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2(op1,32); +} + + +vuint32m1_t test___riscv_viota_m_u32m1(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1(op1,32); +} + + +vuint32m2_t test___riscv_viota_m_u32m2(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2(op1,32); +} + + +vuint32m4_t test___riscv_viota_m_u32m4(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4(op1,32); +} + + +vuint32m8_t test___riscv_viota_m_u32m8(vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8(op1,32); +} + + +vuint64m1_t test___riscv_viota_m_u64m1(vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1(op1,32); +} + + +vuint64m2_t test___riscv_viota_m_u64m2(vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2(op1,32); +} + + +vuint64m4_t test___riscv_viota_m_u64m4(vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4(op1,32); +} + + +vuint64m8_t test___riscv_viota_m_u64m8(vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8(op1,32); +} + + +vuint8mf8_t test___riscv_viota_m_u8mf8_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_m(mask,op1,32); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_m(mask,op1,32); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_m(mask,op1,32); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_m(mask,op1,32); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_m(mask,op1,32); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_m(mask,op1,32); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_m(vbool1_t mask,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_m(mask,op1,32); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_m(mask,op1,32); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_m(mask,op1,32); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_m(mask,op1,32); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_m(mask,op1,32); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_m(mask,op1,32); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_m(vbool2_t mask,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_m(mask,op1,32); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_m(mask,op1,32); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_m(mask,op1,32); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_m(mask,op1,32); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_m(mask,op1,32); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_m(vbool4_t mask,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_m(mask,op1,32); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_m(vbool64_t mask,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_m(mask,op1,32); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_m(vbool32_t mask,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_m(mask,op1,32); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_m(vbool16_t mask,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_m(mask,op1,32); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_m(vbool8_t mask,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_m(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-1.C new file mode 100644 index 00000000000..695147401af --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_mu(mask,maskedoff,op1,vl); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_mu(mask,maskedoff,op1,vl); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_mu(mask,maskedoff,op1,vl); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_mu(mask,maskedoff,op1,vl); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_mu(mask,maskedoff,op1,vl); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_mu(mask,maskedoff,op1,vl); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_mu(mask,maskedoff,op1,vl); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_mu(mask,maskedoff,op1,vl); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_mu(mask,maskedoff,op1,vl); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_mu(mask,maskedoff,op1,vl); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_mu(mask,maskedoff,op1,vl); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_mu(mask,maskedoff,op1,vl); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_mu(mask,maskedoff,op1,vl); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_mu(mask,maskedoff,op1,vl); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_mu(mask,maskedoff,op1,vl); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_mu(mask,maskedoff,op1,vl); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_mu(mask,maskedoff,op1,vl); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_mu(mask,maskedoff,op1,vl); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_mu(mask,maskedoff,op1,vl); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_mu(mask,maskedoff,op1,vl); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_mu(mask,maskedoff,op1,vl); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_mu(mask,maskedoff,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-2.C new file mode 100644 index 00000000000..dfc2053c7a2 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_mu(mask,maskedoff,op1,31); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_mu(mask,maskedoff,op1,31); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_mu(mask,maskedoff,op1,31); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_mu(mask,maskedoff,op1,31); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_mu(mask,maskedoff,op1,31); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_mu(mask,maskedoff,op1,31); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_mu(mask,maskedoff,op1,31); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_mu(mask,maskedoff,op1,31); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_mu(mask,maskedoff,op1,31); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_mu(mask,maskedoff,op1,31); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_mu(mask,maskedoff,op1,31); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_mu(mask,maskedoff,op1,31); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_mu(mask,maskedoff,op1,31); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_mu(mask,maskedoff,op1,31); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_mu(mask,maskedoff,op1,31); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_mu(mask,maskedoff,op1,31); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_mu(mask,maskedoff,op1,31); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_mu(mask,maskedoff,op1,31); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_mu(mask,maskedoff,op1,31); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_mu(mask,maskedoff,op1,31); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_mu(mask,maskedoff,op1,31); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_mu(mask,maskedoff,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-3.C new file mode 100644 index 00000000000..3bac3f1583e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_mu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_m_u8mf8_mu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf8_mu(mask,maskedoff,op1,32); +} + + +vuint8mf4_t test___riscv_viota_m_u8mf4_mu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf4_mu(mask,maskedoff,op1,32); +} + + +vuint8mf2_t test___riscv_viota_m_u8mf2_mu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u8mf2_mu(mask,maskedoff,op1,32); +} + + +vuint8m1_t test___riscv_viota_m_u8m1_mu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u8m1_mu(mask,maskedoff,op1,32); +} + + +vuint8m2_t test___riscv_viota_m_u8m2_mu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u8m2_mu(mask,maskedoff,op1,32); +} + + +vuint8m4_t test___riscv_viota_m_u8m4_mu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u8m4_mu(mask,maskedoff,op1,32); +} + + +vuint8m8_t test___riscv_viota_m_u8m8_mu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_m_u8m8_mu(mask,maskedoff,op1,32); +} + + +vuint16mf4_t test___riscv_viota_m_u16mf4_mu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf4_mu(mask,maskedoff,op1,32); +} + + +vuint16mf2_t test___riscv_viota_m_u16mf2_mu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u16mf2_mu(mask,maskedoff,op1,32); +} + + +vuint16m1_t test___riscv_viota_m_u16m1_mu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u16m1_mu(mask,maskedoff,op1,32); +} + + +vuint16m2_t test___riscv_viota_m_u16m2_mu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u16m2_mu(mask,maskedoff,op1,32); +} + + +vuint16m4_t test___riscv_viota_m_u16m4_mu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u16m4_mu(mask,maskedoff,op1,32); +} + + +vuint16m8_t test___riscv_viota_m_u16m8_mu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_m_u16m8_mu(mask,maskedoff,op1,32); +} + + +vuint32mf2_t test___riscv_viota_m_u32mf2_mu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u32mf2_mu(mask,maskedoff,op1,32); +} + + +vuint32m1_t test___riscv_viota_m_u32m1_mu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u32m1_mu(mask,maskedoff,op1,32); +} + + +vuint32m2_t test___riscv_viota_m_u32m2_mu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u32m2_mu(mask,maskedoff,op1,32); +} + + +vuint32m4_t test___riscv_viota_m_u32m4_mu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u32m4_mu(mask,maskedoff,op1,32); +} + + +vuint32m8_t test___riscv_viota_m_u32m8_mu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_m_u32m8_mu(mask,maskedoff,op1,32); +} + + +vuint64m1_t test___riscv_viota_m_u64m1_mu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_m_u64m1_mu(mask,maskedoff,op1,32); +} + + +vuint64m2_t test___riscv_viota_m_u64m2_mu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_m_u64m2_mu(mask,maskedoff,op1,32); +} + + +vuint64m4_t test___riscv_viota_m_u64m4_mu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_m_u64m4_mu(mask,maskedoff,op1,32); +} + + +vuint64m8_t test___riscv_viota_m_u64m8_mu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_m_u64m8_mu(mask,maskedoff,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-1.C new file mode 100644 index 00000000000..5ed01e60e0e --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tu(vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8mf4_t test___riscv_viota_tu(vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8mf2_t test___riscv_viota_tu(vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8m1_t test___riscv_viota_tu(vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8m2_t test___riscv_viota_tu(vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8m4_t test___riscv_viota_tu(vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint8m8_t test___riscv_viota_tu(vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16mf4_t test___riscv_viota_tu(vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16mf2_t test___riscv_viota_tu(vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16m1_t test___riscv_viota_tu(vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16m2_t test___riscv_viota_tu(vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16m4_t test___riscv_viota_tu(vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint16m8_t test___riscv_viota_tu(vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint32mf2_t test___riscv_viota_tu(vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint32m1_t test___riscv_viota_tu(vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint32m2_t test___riscv_viota_tu(vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint32m4_t test___riscv_viota_tu(vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint32m8_t test___riscv_viota_tu(vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint64m1_t test___riscv_viota_tu(vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint64m2_t test___riscv_viota_tu(vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint64m4_t test___riscv_viota_tu(vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + +vuint64m8_t test___riscv_viota_tu(vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-2.C new file mode 100644 index 00000000000..4cc263fb196 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tu(vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8mf4_t test___riscv_viota_tu(vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8mf2_t test___riscv_viota_tu(vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8m1_t test___riscv_viota_tu(vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8m2_t test___riscv_viota_tu(vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8m4_t test___riscv_viota_tu(vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint8m8_t test___riscv_viota_tu(vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16mf4_t test___riscv_viota_tu(vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16mf2_t test___riscv_viota_tu(vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16m1_t test___riscv_viota_tu(vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16m2_t test___riscv_viota_tu(vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16m4_t test___riscv_viota_tu(vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint16m8_t test___riscv_viota_tu(vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint32mf2_t test___riscv_viota_tu(vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint32m1_t test___riscv_viota_tu(vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint32m2_t test___riscv_viota_tu(vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint32m4_t test___riscv_viota_tu(vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint32m8_t test___riscv_viota_tu(vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint64m1_t test___riscv_viota_tu(vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint64m2_t test___riscv_viota_tu(vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint64m4_t test___riscv_viota_tu(vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + +vuint64m8_t test___riscv_viota_tu(vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-3.C new file mode 100644 index 00000000000..398a0835bcf --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tu(vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8mf4_t test___riscv_viota_tu(vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8mf2_t test___riscv_viota_tu(vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8m1_t test___riscv_viota_tu(vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8m2_t test___riscv_viota_tu(vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8m4_t test___riscv_viota_tu(vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint8m8_t test___riscv_viota_tu(vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16mf4_t test___riscv_viota_tu(vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16mf2_t test___riscv_viota_tu(vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16m1_t test___riscv_viota_tu(vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16m2_t test___riscv_viota_tu(vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16m4_t test___riscv_viota_tu(vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint16m8_t test___riscv_viota_tu(vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint32mf2_t test___riscv_viota_tu(vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint32m1_t test___riscv_viota_tu(vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint32m2_t test___riscv_viota_tu(vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint32m4_t test___riscv_viota_tu(vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint32m8_t test___riscv_viota_tu(vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint64m1_t test___riscv_viota_tu(vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint64m2_t test___riscv_viota_tu(vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint64m4_t test___riscv_viota_tu(vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + +vuint64m8_t test___riscv_viota_tu(vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tu(maskedoff,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-1.C new file mode 100644 index 00000000000..cc973938e74 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tum(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8mf4_t test___riscv_viota_tum(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8mf2_t test___riscv_viota_tum(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8m1_t test___riscv_viota_tum(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8m2_t test___riscv_viota_tum(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8m4_t test___riscv_viota_tum(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint8m8_t test___riscv_viota_tum(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16mf4_t test___riscv_viota_tum(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16mf2_t test___riscv_viota_tum(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16m1_t test___riscv_viota_tum(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16m2_t test___riscv_viota_tum(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16m4_t test___riscv_viota_tum(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint16m8_t test___riscv_viota_tum(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint32mf2_t test___riscv_viota_tum(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint32m1_t test___riscv_viota_tum(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint32m2_t test___riscv_viota_tum(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint32m4_t test___riscv_viota_tum(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint32m8_t test___riscv_viota_tum(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint64m1_t test___riscv_viota_tum(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint64m2_t test___riscv_viota_tum(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint64m4_t test___riscv_viota_tum(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + +vuint64m8_t test___riscv_viota_tum(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-2.C new file mode 100644 index 00000000000..7b27e5a4710 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tum(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8mf4_t test___riscv_viota_tum(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8mf2_t test___riscv_viota_tum(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8m1_t test___riscv_viota_tum(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8m2_t test___riscv_viota_tum(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8m4_t test___riscv_viota_tum(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint8m8_t test___riscv_viota_tum(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16mf4_t test___riscv_viota_tum(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16mf2_t test___riscv_viota_tum(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16m1_t test___riscv_viota_tum(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16m2_t test___riscv_viota_tum(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16m4_t test___riscv_viota_tum(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint16m8_t test___riscv_viota_tum(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint32mf2_t test___riscv_viota_tum(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint32m1_t test___riscv_viota_tum(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint32m2_t test___riscv_viota_tum(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint32m4_t test___riscv_viota_tum(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint32m8_t test___riscv_viota_tum(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint64m1_t test___riscv_viota_tum(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint64m2_t test___riscv_viota_tum(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint64m4_t test___riscv_viota_tum(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + +vuint64m8_t test___riscv_viota_tum(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-3.C new file mode 100644 index 00000000000..7aa1cd1d3ab --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tum-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tum(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8mf4_t test___riscv_viota_tum(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8mf2_t test___riscv_viota_tum(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8m1_t test___riscv_viota_tum(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8m2_t test___riscv_viota_tum(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8m4_t test___riscv_viota_tum(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint8m8_t test___riscv_viota_tum(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16mf4_t test___riscv_viota_tum(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16mf2_t test___riscv_viota_tum(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16m1_t test___riscv_viota_tum(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16m2_t test___riscv_viota_tum(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16m4_t test___riscv_viota_tum(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint16m8_t test___riscv_viota_tum(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint32mf2_t test___riscv_viota_tum(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint32m1_t test___riscv_viota_tum(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint32m2_t test___riscv_viota_tum(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint32m4_t test___riscv_viota_tum(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint32m8_t test___riscv_viota_tum(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint64m1_t test___riscv_viota_tum(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint64m2_t test___riscv_viota_tum(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint64m4_t test___riscv_viota_tum(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + +vuint64m8_t test___riscv_viota_tum(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tum(mask,maskedoff,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-1.C new file mode 100644 index 00000000000..a3b7d3274a5 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-1.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tumu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8mf4_t test___riscv_viota_tumu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8mf2_t test___riscv_viota_tumu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8m1_t test___riscv_viota_tumu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8m2_t test___riscv_viota_tumu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8m4_t test___riscv_viota_tumu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint8m8_t test___riscv_viota_tumu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16mf4_t test___riscv_viota_tumu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16mf2_t test___riscv_viota_tumu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16m1_t test___riscv_viota_tumu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16m2_t test___riscv_viota_tumu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16m4_t test___riscv_viota_tumu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint16m8_t test___riscv_viota_tumu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint32mf2_t test___riscv_viota_tumu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint32m1_t test___riscv_viota_tumu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint32m2_t test___riscv_viota_tumu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint32m4_t test___riscv_viota_tumu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint32m8_t test___riscv_viota_tumu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint64m1_t test___riscv_viota_tumu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint64m2_t test___riscv_viota_tumu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint64m4_t test___riscv_viota_tumu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + +vuint64m8_t test___riscv_viota_tumu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-2.C new file mode 100644 index 00000000000..44ae504f9f1 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-2.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tumu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8mf4_t test___riscv_viota_tumu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8mf2_t test___riscv_viota_tumu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8m1_t test___riscv_viota_tumu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8m2_t test___riscv_viota_tumu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8m4_t test___riscv_viota_tumu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint8m8_t test___riscv_viota_tumu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16mf4_t test___riscv_viota_tumu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16mf2_t test___riscv_viota_tumu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16m1_t test___riscv_viota_tumu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16m2_t test___riscv_viota_tumu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16m4_t test___riscv_viota_tumu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint16m8_t test___riscv_viota_tumu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint32mf2_t test___riscv_viota_tumu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint32m1_t test___riscv_viota_tumu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint32m2_t test___riscv_viota_tumu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint32m4_t test___riscv_viota_tumu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint32m8_t test___riscv_viota_tumu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint64m1_t test___riscv_viota_tumu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint64m2_t test___riscv_viota_tumu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint64m4_t test___riscv_viota_tumu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + +vuint64m8_t test___riscv_viota_tumu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-3.C new file mode 100644 index 00000000000..ab777525ce2 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/viota_m_tumu-3.C @@ -0,0 +1,160 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint8mf8_t test___riscv_viota_tumu(vbool64_t mask,vuint8mf8_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8mf4_t test___riscv_viota_tumu(vbool32_t mask,vuint8mf4_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8mf2_t test___riscv_viota_tumu(vbool16_t mask,vuint8mf2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8m1_t test___riscv_viota_tumu(vbool8_t mask,vuint8m1_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8m2_t test___riscv_viota_tumu(vbool4_t mask,vuint8m2_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8m4_t test___riscv_viota_tumu(vbool2_t mask,vuint8m4_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint8m8_t test___riscv_viota_tumu(vbool1_t mask,vuint8m8_t maskedoff,vbool1_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16mf4_t test___riscv_viota_tumu(vbool64_t mask,vuint16mf4_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16mf2_t test___riscv_viota_tumu(vbool32_t mask,vuint16mf2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16m1_t test___riscv_viota_tumu(vbool16_t mask,vuint16m1_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16m2_t test___riscv_viota_tumu(vbool8_t mask,vuint16m2_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16m4_t test___riscv_viota_tumu(vbool4_t mask,vuint16m4_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint16m8_t test___riscv_viota_tumu(vbool2_t mask,vuint16m8_t maskedoff,vbool2_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint32mf2_t test___riscv_viota_tumu(vbool64_t mask,vuint32mf2_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint32m1_t test___riscv_viota_tumu(vbool32_t mask,vuint32m1_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint32m2_t test___riscv_viota_tumu(vbool16_t mask,vuint32m2_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint32m4_t test___riscv_viota_tumu(vbool8_t mask,vuint32m4_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint32m8_t test___riscv_viota_tumu(vbool4_t mask,vuint32m8_t maskedoff,vbool4_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint64m1_t test___riscv_viota_tumu(vbool64_t mask,vuint64m1_t maskedoff,vbool64_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint64m2_t test___riscv_viota_tumu(vbool32_t mask,vuint64m2_t maskedoff,vbool32_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint64m4_t test___riscv_viota_tumu(vbool16_t mask,vuint64m4_t maskedoff,vbool16_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + +vuint64m8_t test___riscv_viota_tumu(vbool8_t mask,vuint64m8_t maskedoff,vbool8_t op1,size_t vl) +{ + return __riscv_viota_tumu(mask,maskedoff,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+viota\.m\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-1.C new file mode 100644 index 00000000000..a43aa6b7c0b --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-1.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool1_t test___riscv_vlm_v_b1(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b1(base,vl); +} + + +vbool2_t test___riscv_vlm_v_b2(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b2(base,vl); +} + + +vbool4_t test___riscv_vlm_v_b4(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b4(base,vl); +} + + +vbool8_t test___riscv_vlm_v_b8(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b8(base,vl); +} + + +vbool16_t test___riscv_vlm_v_b16(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b16(base,vl); +} + + +vbool32_t test___riscv_vlm_v_b32(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b32(base,vl); +} + + +vbool64_t test___riscv_vlm_v_b64(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b64(base,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-2.C new file mode 100644 index 00000000000..3b416545952 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-2.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool1_t test___riscv_vlm_v_b1(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b1(base,31); +} + + +vbool2_t test___riscv_vlm_v_b2(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b2(base,31); +} + + +vbool4_t test___riscv_vlm_v_b4(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b4(base,31); +} + + +vbool8_t test___riscv_vlm_v_b8(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b8(base,31); +} + + +vbool16_t test___riscv_vlm_v_b16(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b16(base,31); +} + + +vbool32_t test___riscv_vlm_v_b32(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b32(base,31); +} + + +vbool64_t test___riscv_vlm_v_b64(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b64(base,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-3.C new file mode 100644 index 00000000000..eaa0220aff5 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vlm_v-3.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vbool1_t test___riscv_vlm_v_b1(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b1(base,32); +} + + +vbool2_t test___riscv_vlm_v_b2(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b2(base,32); +} + + +vbool4_t test___riscv_vlm_v_b4(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b4(base,32); +} + + +vbool8_t test___riscv_vlm_v_b8(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b8(base,32); +} + + +vbool16_t test___riscv_vlm_v_b16(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b16(base,32); +} + + +vbool32_t test___riscv_vlm_v_b32(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b32(base,32); +} + + +vbool64_t test___riscv_vlm_v_b64(const uint8_t* base,size_t vl) +{ + return __riscv_vlm_v_b64(base,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vlm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-1.C new file mode 100644 index 00000000000..ead18fd60bb --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-1.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void test___riscv_vsm(uint8_t* base,vbool1_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool2_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool4_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool8_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool16_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool32_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + +void test___riscv_vsm(uint8_t* base,vbool64_t value,size_t vl) +{ + __riscv_vsm(base,value,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-2.C new file mode 100644 index 00000000000..b20c298dc0c --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-2.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void test___riscv_vsm(uint8_t* base,vbool1_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool2_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool4_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool8_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool16_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool32_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + +void test___riscv_vsm(uint8_t* base,vbool64_t value,size_t vl) +{ + __riscv_vsm(base,value,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-3.C new file mode 100644 index 00000000000..4b5e34f8c77 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vsm_v-3.C @@ -0,0 +1,55 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +void test___riscv_vsm(uint8_t* base,vbool1_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool2_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool4_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool8_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool16_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool32_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + +void test___riscv_vsm(uint8_t* base,vbool64_t value,size_t vl) +{ + __riscv_vsm(base,value,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vsm\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\)\s+} 1 } } */