From patchwork Thu Feb 9 21:56:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 55104 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp595155wrn; Thu, 9 Feb 2023 13:57:03 -0800 (PST) X-Google-Smtp-Source: AK7set8fy4nCz2qaNPE9mUuCT9FaMuK/rfUxYBltK+P8VS2pegQmQZyYAYdrG5S8zfDMKD432HYG X-Received: by 2002:a50:9f0f:0:b0:4ab:ebf:7dfa with SMTP id b15-20020a509f0f000000b004ab0ebf7dfamr8689312edf.2.1675979823786; Thu, 09 Feb 2023 13:57:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675979823; cv=none; d=google.com; s=arc-20160816; b=RwVdiZtFgvJYQFwfQFzbD2ShkYwn9x0E/6NbtlyqcwCIi3VlPSM6anm79gLw6B2Wuz eRCNDCAhzrDbLxBA1ClRnC/HP/CUObjwrZQHX00qp0fEmCPx+vpnI3lhWimSHkjYHdCR rftI3KJ2MHMoU0H2kIGPi0FmXTkBCcb0Zs56ZPWxpAa3t4g5WhjS7BfIYwfUsqJDWhHh Ys98KeN51r+jNcqU33Ld0iijfQs9JjS9pkpkTzBK79chHv4inhbvseGSo0CsxiAZOtAu bhgStT2JHYVhoju/qJVgCd09hKh2VF6gD/uTMcaVFcHOZnX8Y11N9fFkcTioXgpVrVRW 8Jgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=Ie8apcCe2ZUkDvJkKgsWwTIkZJul0ViXF5/F9QdtKA8=; b=biikRSHRW+rM6AX8rWYM/twptDAp+w6hqjH6krqb4dwgrpaS9R27C1rIXZgN9ETwqn 3kGhWD471lgtNEiWkdPSOUwEcgBgqVo3CNemdULuZj6EA1jpz6ixeNsrB0uSaB9yoguY La+/BnpXTNpmZyWRV14TlrzK6NqOedH0RxpId6MmvkciF2xcWVYxPSHzS9MhNk04ItqJ pjTwuxoQ+FL3ZqYJqhnNMCT8pQIB0lK+QsjoD6VyonxlfeKblNvYl9Ntrs6JlzrrGgsE V7rFrNM1i4oeXoBgpIdWN3xWzsg0+SeVT9grCVjXdRKTE8wCwBj/Hs/Yews0O+O+KTr/ JSkQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id h21-20020aa7c615000000b0049e1b840be0si3737472edq.9.2023.02.09.13.57.03 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Feb 2023 13:57:03 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id A4099385B800 for ; Thu, 9 Feb 2023 21:56:53 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbg153.qq.com (smtpbg153.qq.com [13.245.218.24]) by sourceware.org (Postfix) with ESMTPS id D73AE3858C50 for ; Thu, 9 Feb 2023 21:56:21 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D73AE3858C50 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp79t1675979774txkk19n1 Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Fri, 10 Feb 2023 05:56:13 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: 1NnPYUNQDAw1x+xbxJB39mP9B2lunVktfMwcOBIP0zwKVxDdmF0couaRV5q+m MOut3mNg5zpinEe6ZstxH2+I/7puL6SujNEiAR5qkc9IV9bjTplZK/EZJIJUpe2q/U/iSxx K+jW+vJLEYsP9h30wDXfLI+s97XV2EgrwdUfAAvorNxd8TU6vbrxFVAzyEDSa6Fu90vALFh 4J7YYR6Li//wskWOOGtyNjnbE/vh6qVNvAXKdDMlTig1fF3GXHiv8KvUY/YLqB0Dsph/52Y d+IHu9ff3mZstxFQh09cSVzmk+AaFbOG4Zrxemb1LWcoosLKAQPtb0C633NqcIaV+2m1VKr 5bal9wofIoJU48aWAYEpMpAgPDeH9b19gX6Al8dd2d5F3oT1ds= X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vmv.v.x C API tests Date: Fri, 10 Feb 2023 05:56:12 +0800 Message-Id: <20230209215612.25818-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.8 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757392219918133146?= X-GMAIL-MSGID: =?utf-8?q?1757392219918133146?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c: New test. * gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c: New test. --- .../riscv/rvv/base/vmv_v_x_rv32-1.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_rv32-2.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_rv32-3.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vmv_v_x_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vmv_v_x_rv64-3.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv32-1.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv32-2.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv32-3.c | 289 +++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv64-1.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv64-2.c | 292 ++++++++++++++++++ .../riscv/rvv/base/vmv_v_x_tu_rv64-3.c | 292 ++++++++++++++++++ 12 files changed, 3486 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c new file mode 100644 index 00000000000..96f490ee5d6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,vl); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,vl); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,vl); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,vl); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,vl); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,vl); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,vl); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,vl); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,vl); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,vl); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,vl); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,vl); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,vl); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,vl); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,vl); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,vl); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,vl); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,vl); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,vl); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,vl); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,vl); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,vl); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,vl); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,vl); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,vl); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,vl); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,vl); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,vl); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,vl); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,vl); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,vl); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,vl); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,vl); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,vl); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,vl); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,vl); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,vl); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,vl); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,vl); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,vl); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,vl); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,vl); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,vl); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c new file mode 100644 index 00000000000..c34d710b250 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,31); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,31); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,31); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,31); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,31); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,31); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,31); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,31); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,31); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,31); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,31); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,31); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,31); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,31); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,31); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,31); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,31); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,31); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,31); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,31); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,31); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,31); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,31); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,31); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,31); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,31); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,31); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,31); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,31); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,31); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,31); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,31); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,31); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,31); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,31); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,31); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,31); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,31); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,31); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,31); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,31); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,31); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,31); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c new file mode 100644 index 00000000000..8332d299736 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,32); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,32); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,32); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,32); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,32); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,32); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,32); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,32); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,32); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,32); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,32); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,32); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,32); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,32); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,32); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,32); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,32); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,32); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,32); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,32); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,32); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,32); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,32); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,32); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,32); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,32); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,32); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,32); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,32); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,32); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,32); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,32); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,32); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,32); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,32); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,32); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,32); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,32); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,32); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,32); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,32); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,32); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,32); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c new file mode 100644 index 00000000000..91278068c8d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,vl); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,vl); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,vl); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,vl); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,vl); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,vl); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,vl); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,vl); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,vl); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,vl); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,vl); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,vl); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,vl); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,vl); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,vl); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,vl); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,vl); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,vl); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,vl); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,vl); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,vl); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,vl); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,vl); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,vl); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,vl); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,vl); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,vl); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,vl); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,vl); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,vl); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,vl); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,vl); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,vl); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,vl); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,vl); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,vl); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,vl); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,vl); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,vl); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,vl); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,vl); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,vl); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,vl); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c new file mode 100644 index 00000000000..68a8886a6e0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,31); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,31); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,31); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,31); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,31); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,31); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,31); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,31); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,31); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,31); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,31); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,31); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,31); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,31); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,31); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,31); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,31); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,31); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,31); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,31); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,31); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,31); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,31); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,31); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,31); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,31); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,31); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,31); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,31); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,31); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,31); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,31); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,31); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,31); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,31); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,31); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,31); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,31); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,31); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,31); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,31); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,31); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,31); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c new file mode 100644 index 00000000000..c8aea77cf6f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8(src,32); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4(src,32); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2(src,32); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1(src,32); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2(src,32); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4(src,32); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8(int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8(src,32); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4(src,32); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2(src,32); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1(src,32); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2(src,32); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4(src,32); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8(int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8(src,32); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2(src,32); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1(src,32); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2(src,32); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4(src,32); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8(int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8(src,32); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1(src,32); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2(src,32); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4(src,32); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8(int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8(src,32); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8(src,32); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4(src,32); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2(src,32); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1(src,32); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2(src,32); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4(src,32); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8(uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8(src,32); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4(src,32); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2(src,32); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1(src,32); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2(src,32); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4(src,32); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8(uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8(src,32); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2(src,32); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1(src,32); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2(src,32); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4(src,32); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8(uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8(src,32); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1(src,32); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2(src,32); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4(src,32); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8(uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8(src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c new file mode 100644 index 00000000000..66fbc3b6002 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,vl); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,vl); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,vl); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,vl); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,vl); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,vl); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,vl); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,vl); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,vl); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,vl); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,vl); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,vl); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,vl); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,vl); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,vl); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,vl); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,vl); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,vl); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,vl); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,vl); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,vl); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,vl); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,vl); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,vl); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,vl); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,vl); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,vl); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,vl); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,vl); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,vl); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,vl); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,vl); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,vl); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,vl); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,vl); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,vl); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,vl); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,vl); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,vl); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,vl); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,vl); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,vl); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,vl); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c new file mode 100644 index 00000000000..5b20bd1d6e8 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,31); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,31); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,31); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,31); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,31); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,31); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,31); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,31); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,31); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,31); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,31); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,31); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,31); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,31); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,31); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,31); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,31); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,31); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,31); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,31); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,31); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,31); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,31); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,31); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,31); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,31); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,31); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,31); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,31); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,31); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,31); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,31); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,31); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,31); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,31); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,31); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,31); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,31); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,31); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,31); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,31); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,31); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,31); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c new file mode 100644 index 00000000000..32a2bd50dd0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c @@ -0,0 +1,289 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,32); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,32); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,32); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,32); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,32); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,32); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,32); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,32); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,32); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,32); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,32); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,32); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,32); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,32); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,32); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,32); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,32); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,32); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,32); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,32); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,32); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,32); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,32); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,32); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,32); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,32); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,32); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,32); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,32); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,32); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,32); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,32); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,32); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,32); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,32); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,32); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,32); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,32); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,32); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,32); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,32); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,32); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,32); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vlse} 8 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c new file mode 100644 index 00000000000..b0959b19f85 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,vl); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,vl); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,vl); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,vl); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,vl); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,vl); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,vl); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,vl); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,vl); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,vl); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,vl); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,vl); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,vl); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,vl); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,vl); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,vl); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,vl); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,vl); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,vl); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,vl); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,vl); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,vl); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,vl); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,vl); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,vl); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,vl); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,vl); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,vl); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,vl); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,vl); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,vl); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,vl); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,vl); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,vl); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,vl); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,vl); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,vl); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,vl); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,vl); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,vl); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,vl); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,vl); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,vl); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c new file mode 100644 index 00000000000..9d42f244360 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,31); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,31); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,31); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,31); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,31); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,31); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,31); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,31); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,31); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,31); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,31); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,31); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,31); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,31); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,31); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,31); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,31); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,31); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,31); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,31); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,31); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,31); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,31); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,31); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,31); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,31); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,31); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,31); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,31); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,31); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,31); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,31); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,31); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,31); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,31); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,31); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,31); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,31); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,31); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,31); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,31); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,31); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,31); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c new file mode 100644 index 00000000000..fc240d6caaf --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c @@ -0,0 +1,292 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vmv_v_x_i8mf8_tu(vint8mf8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf8_tu(merge,src,32); +} + + +vint8mf4_t test___riscv_vmv_v_x_i8mf4_tu(vint8mf4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf4_tu(merge,src,32); +} + + +vint8mf2_t test___riscv_vmv_v_x_i8mf2_tu(vint8mf2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8mf2_tu(merge,src,32); +} + + +vint8m1_t test___riscv_vmv_v_x_i8m1_tu(vint8m1_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m1_tu(merge,src,32); +} + + +vint8m2_t test___riscv_vmv_v_x_i8m2_tu(vint8m2_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m2_tu(merge,src,32); +} + + +vint8m4_t test___riscv_vmv_v_x_i8m4_tu(vint8m4_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m4_tu(merge,src,32); +} + + +vint8m8_t test___riscv_vmv_v_x_i8m8_tu(vint8m8_t merge,int8_t src,size_t vl) +{ + return __riscv_vmv_v_x_i8m8_tu(merge,src,32); +} + + +vint16mf4_t test___riscv_vmv_v_x_i16mf4_tu(vint16mf4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf4_tu(merge,src,32); +} + + +vint16mf2_t test___riscv_vmv_v_x_i16mf2_tu(vint16mf2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16mf2_tu(merge,src,32); +} + + +vint16m1_t test___riscv_vmv_v_x_i16m1_tu(vint16m1_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m1_tu(merge,src,32); +} + + +vint16m2_t test___riscv_vmv_v_x_i16m2_tu(vint16m2_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m2_tu(merge,src,32); +} + + +vint16m4_t test___riscv_vmv_v_x_i16m4_tu(vint16m4_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m4_tu(merge,src,32); +} + + +vint16m8_t test___riscv_vmv_v_x_i16m8_tu(vint16m8_t merge,int16_t src,size_t vl) +{ + return __riscv_vmv_v_x_i16m8_tu(merge,src,32); +} + + +vint32mf2_t test___riscv_vmv_v_x_i32mf2_tu(vint32mf2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32mf2_tu(merge,src,32); +} + + +vint32m1_t test___riscv_vmv_v_x_i32m1_tu(vint32m1_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m1_tu(merge,src,32); +} + + +vint32m2_t test___riscv_vmv_v_x_i32m2_tu(vint32m2_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m2_tu(merge,src,32); +} + + +vint32m4_t test___riscv_vmv_v_x_i32m4_tu(vint32m4_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m4_tu(merge,src,32); +} + + +vint32m8_t test___riscv_vmv_v_x_i32m8_tu(vint32m8_t merge,int32_t src,size_t vl) +{ + return __riscv_vmv_v_x_i32m8_tu(merge,src,32); +} + + +vint64m1_t test___riscv_vmv_v_x_i64m1_tu(vint64m1_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m1_tu(merge,src,32); +} + + +vint64m2_t test___riscv_vmv_v_x_i64m2_tu(vint64m2_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m2_tu(merge,src,32); +} + + +vint64m4_t test___riscv_vmv_v_x_i64m4_tu(vint64m4_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m4_tu(merge,src,32); +} + + +vint64m8_t test___riscv_vmv_v_x_i64m8_tu(vint64m8_t merge,int64_t src,size_t vl) +{ + return __riscv_vmv_v_x_i64m8_tu(merge,src,32); +} + + +vuint8mf8_t test___riscv_vmv_v_x_u8mf8_tu(vuint8mf8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf8_tu(merge,src,32); +} + + +vuint8mf4_t test___riscv_vmv_v_x_u8mf4_tu(vuint8mf4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf4_tu(merge,src,32); +} + + +vuint8mf2_t test___riscv_vmv_v_x_u8mf2_tu(vuint8mf2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8mf2_tu(merge,src,32); +} + + +vuint8m1_t test___riscv_vmv_v_x_u8m1_tu(vuint8m1_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m1_tu(merge,src,32); +} + + +vuint8m2_t test___riscv_vmv_v_x_u8m2_tu(vuint8m2_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m2_tu(merge,src,32); +} + + +vuint8m4_t test___riscv_vmv_v_x_u8m4_tu(vuint8m4_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m4_tu(merge,src,32); +} + + +vuint8m8_t test___riscv_vmv_v_x_u8m8_tu(vuint8m8_t merge,uint8_t src,size_t vl) +{ + return __riscv_vmv_v_x_u8m8_tu(merge,src,32); +} + + +vuint16mf4_t test___riscv_vmv_v_x_u16mf4_tu(vuint16mf4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf4_tu(merge,src,32); +} + + +vuint16mf2_t test___riscv_vmv_v_x_u16mf2_tu(vuint16mf2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16mf2_tu(merge,src,32); +} + + +vuint16m1_t test___riscv_vmv_v_x_u16m1_tu(vuint16m1_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m1_tu(merge,src,32); +} + + +vuint16m2_t test___riscv_vmv_v_x_u16m2_tu(vuint16m2_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m2_tu(merge,src,32); +} + + +vuint16m4_t test___riscv_vmv_v_x_u16m4_tu(vuint16m4_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m4_tu(merge,src,32); +} + + +vuint16m8_t test___riscv_vmv_v_x_u16m8_tu(vuint16m8_t merge,uint16_t src,size_t vl) +{ + return __riscv_vmv_v_x_u16m8_tu(merge,src,32); +} + + +vuint32mf2_t test___riscv_vmv_v_x_u32mf2_tu(vuint32mf2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32mf2_tu(merge,src,32); +} + + +vuint32m1_t test___riscv_vmv_v_x_u32m1_tu(vuint32m1_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m1_tu(merge,src,32); +} + + +vuint32m2_t test___riscv_vmv_v_x_u32m2_tu(vuint32m2_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m2_tu(merge,src,32); +} + + +vuint32m4_t test___riscv_vmv_v_x_u32m4_tu(vuint32m4_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m4_tu(merge,src,32); +} + + +vuint32m8_t test___riscv_vmv_v_x_u32m8_tu(vuint32m8_t merge,uint32_t src,size_t vl) +{ + return __riscv_vmv_v_x_u32m8_tu(merge,src,32); +} + + +vuint64m1_t test___riscv_vmv_v_x_u64m1_tu(vuint64m1_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m1_tu(merge,src,32); +} + + +vuint64m2_t test___riscv_vmv_v_x_u64m2_tu(vuint64m2_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m2_tu(merge,src,32); +} + + +vuint64m4_t test___riscv_vmv_v_x_u64m4_tu(vuint64m4_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m4_tu(merge,src,32); +} + + +vuint64m8_t test___riscv_vmv_v_x_u64m8_tu(vuint64m8_t merge,uint64_t src,size_t vl) +{ + return __riscv_vmv_v_x_u64m8_tu(merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vmv\.v\.x\s+v[0-9]+,\s*[a-x0-9]+} 2 } } */