From patchwork Thu Feb 9 21:53:54 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 55101 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp594388wrn; Thu, 9 Feb 2023 13:54:48 -0800 (PST) X-Google-Smtp-Source: AK7set9YOBWmwsiPXwtpxKYdg90QiO7apQBewWposGePv0T+2grsDgbM55/h0wJRmNAuXOZ9zt9t X-Received: by 2002:a50:9fce:0:b0:49c:7aa2:55de with SMTP id c72-20020a509fce000000b0049c7aa255demr15629625edf.1.1675979688822; Thu, 09 Feb 2023 13:54:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675979688; cv=none; d=google.com; s=arc-20160816; b=PXe0ofA3iHfESYCeEevKVSSKZQNApk3mrOZgj+U/ZGiZqlyN5DkinVj8rod3zZam/2 zP6nx6PXj92V4DlKjvqs4YlhDXNtnVyy0b92XXANzidLTCMQVbG+r8kOfQm4xEYFx2AN qE90V7P27r5LLMcckolPmd1DMLrxX+YzOH/16R1cMm/eNoaGxvlqeGuDStF/GgH5vbh8 ZrsvvJkrpfs3bXYg9acCgKuy5sZz9WDNN1GeUHMpmQ8OepTCG9dBEWIM6dQJ3YbmhsZB kIMtJx6DiLXH+ntAeTPsfsh7HKkMcltMD0RD52HTKJ8qYkdLo47uhWgne/L8wJUg15dh xSqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=mHJn1l6u9j7AzIpPETWkNCBRrzHMqqd6TK7S1szBmXM=; b=vpMVgkOCiFMp5xyC7oOFThOpG4Il7s48uObUW7GsBmYb51hRlaix2hje+wdlXgMnyv W5MoWYgK7MSWY4ioGKQuqm/2t5R6jYqopmdG5ZdEfsQXbkPpXQVV9N/X2SYnMYCIvmkv clbrMqIPuvcZuJrM8kpWLY0kfvs3NlYwDgJx60/axE2M9aoakw6ZTbgDgPH/nMYc37/i zXvD01IK5q2+vxkuE28X9YTTIezjWehnadDAOuHb8OfUOC7VRZFuspwxXrMVToTuXL0L t4JBt8Pulr9GUsPvZAVkISsxF7SnbPKhaa1+jAsJsNo+Gc2EGje9rAeQGfIyl1w76shn 8+vA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id r6-20020aa7d586000000b004ab250bceeasi1869676edq.652.2023.02.09.13.54.48 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Feb 2023 13:54:48 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id E1208385B53E for ; Thu, 9 Feb 2023 21:54:34 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast2.qq.com (smtpbguseast2.qq.com [54.204.34.130]) by sourceware.org (Postfix) with ESMTPS id B0E143858C50 for ; Thu, 9 Feb 2023 21:54:00 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org B0E143858C50 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp72t1675979636t9hep4wj Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Fri, 10 Feb 2023 05:53:55 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: LG+NUo/f6sG05zEGB/TGzHaIVotBXyZc4nkbbV8KhHaqmq4NNUgAvARLTK6Xd xX+ZPKmaFqzIiXXtVUV58v+VwNZu6zYUojFYmqSjifNHoMS1g1GkiLtwGYuNlyCaPMBDkUw bhcaQ1qyciqymJ1rleuuic8Yh2OHxruAr70y9JuNmDY+7RqWAnlxy4EqRu1xxMGljcuK5/3 5MtL5QuCXHMQhjLv3dQcZJgMH0KnPGOVx1aryQ8PO8Y6JM/7xrIdT1hkf9gu00BwKmLEHox pzt9iYk4T9Bhdyw4roNMRDPQv9rsWqN12XivxBEtdUS+5mPs9H3gzgzskVh9xyT6LF0ZFFA iI1heo9FtB5QSn+u3Ikietv91MXw1zUrA90D6KkY9l7nG1gDnU= X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vncvt C API tests Date: Fri, 10 Feb 2023 05:53:54 +0800 Message-Id: <20230209215354.24527-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.8 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757392077844075804?= X-GMAIL-MSGID: =?utf-8?q?1757392077844075804?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vncvt_x-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x-3.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_m-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_m-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_m-3.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_mu-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_mu-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_mu-3.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tu-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tu-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tu-3.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tum-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tum-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tum-3.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vncvt_x-1.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x-2.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x-3.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_m-1.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_m-2.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_m-3.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_mu-1.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_mu-2.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_mu-3.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tu-1.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tu-2.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tu-3.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tum-1.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tum-2.c | 201 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vncvt_x_tum-3.c | 201 ++++++++++++++++++ .../riscv/rvv/base/vncvt_x_tumu-1.c | 201 ++++++++++++++++++ .../riscv/rvv/base/vncvt_x_tumu-2.c | 201 ++++++++++++++++++ .../riscv/rvv/base/vncvt_x_tumu-3.c | 201 ++++++++++++++++++ 18 files changed, 3618 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-1.c new file mode 100644 index 00000000000..ac570138785 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8(vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8(src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4(vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4(src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2(vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2(src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1(vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1(src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2(vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2(src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4(vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4(src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8(vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8(src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4(vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4(src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2(vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2(src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1(vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1(src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2(vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2(src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4(vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4(src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4(vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4(src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2(vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2(src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1(vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1(src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2(vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2(src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4(vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4(src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4(vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4(src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2(vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2(src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1(vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1(src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2(vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2(src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4(vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4(src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2(vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2(src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1(vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1(src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2(vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2(src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4(vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4(src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2(vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2(src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1(vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1(src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2(vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2(src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4(vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4(src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-2.c new file mode 100644 index 00000000000..3f9af13613c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8(vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8(src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4(vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4(src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2(vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2(src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1(vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1(src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2(vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2(src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4(vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4(src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8(vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8(src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4(vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4(src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2(vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2(src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1(vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1(src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2(vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2(src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4(vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4(src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4(vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4(src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2(vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2(src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1(vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1(src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2(vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2(src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4(vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4(src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4(vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4(src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2(vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2(src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1(vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1(src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2(vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2(src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4(vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4(src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2(vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2(src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1(vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1(src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2(vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2(src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4(vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4(src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2(vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2(src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1(vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1(src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2(vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2(src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4(vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4(src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-3.c new file mode 100644 index 00000000000..01dc28bc10f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8(vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8(src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4(vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4(src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2(vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2(src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1(vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1(src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2(vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2(src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4(vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4(src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8(vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8(src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4(vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4(src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2(vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2(src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1(vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1(src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2(vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2(src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4(vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4(src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4(vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4(src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2(vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2(src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1(vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1(src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2(vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2(src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4(vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4(src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4(vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4(src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2(vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2(src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1(vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1(src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2(vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2(src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4(vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4(src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2(vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2(src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1(vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1(src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2(vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2(src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4(vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4(src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2(vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2(src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1(vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1(src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2(vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2(src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4(vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4(src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-1.c new file mode 100644 index 00000000000..0a26798778c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_m(vbool64_t mask,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_m(mask,src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_m(vbool32_t mask,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_m(mask,src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_m(vbool16_t mask,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_m(mask,src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_m(vbool8_t mask,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_m(mask,src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_m(vbool4_t mask,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_m(mask,src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_m(vbool2_t mask,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_m(mask,src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_m(vbool64_t mask,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_m(mask,src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_m(vbool32_t mask,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_m(mask,src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_m(vbool16_t mask,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_m(mask,src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_m(vbool8_t mask,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_m(mask,src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_m(vbool4_t mask,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_m(mask,src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_m(vbool2_t mask,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_m(mask,src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_m(vbool64_t mask,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_m(mask,src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_m(vbool32_t mask,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_m(mask,src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_m(vbool16_t mask,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_m(mask,src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_m(vbool8_t mask,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_m(mask,src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_m(vbool4_t mask,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_m(mask,src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_m(vbool64_t mask,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_m(mask,src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_m(vbool32_t mask,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_m(mask,src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_m(vbool16_t mask,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_m(mask,src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_m(vbool8_t mask,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_m(mask,src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_m(vbool4_t mask,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_m(mask,src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_m(vbool64_t mask,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_m(mask,src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_m(vbool32_t mask,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_m(mask,src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_m(vbool16_t mask,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_m(mask,src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_m(vbool8_t mask,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_m(mask,src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_m(vbool64_t mask,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_m(mask,src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_m(vbool32_t mask,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_m(mask,src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_m(vbool16_t mask,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_m(mask,src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_m(vbool8_t mask,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_m(mask,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-2.c new file mode 100644 index 00000000000..f256d5e821f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_m(vbool64_t mask,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_m(mask,src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_m(vbool32_t mask,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_m(mask,src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_m(vbool16_t mask,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_m(mask,src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_m(vbool8_t mask,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_m(mask,src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_m(vbool4_t mask,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_m(mask,src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_m(vbool2_t mask,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_m(mask,src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_m(vbool64_t mask,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_m(mask,src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_m(vbool32_t mask,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_m(mask,src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_m(vbool16_t mask,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_m(mask,src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_m(vbool8_t mask,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_m(mask,src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_m(vbool4_t mask,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_m(mask,src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_m(vbool2_t mask,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_m(mask,src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_m(vbool64_t mask,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_m(mask,src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_m(vbool32_t mask,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_m(mask,src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_m(vbool16_t mask,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_m(mask,src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_m(vbool8_t mask,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_m(mask,src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_m(vbool4_t mask,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_m(mask,src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_m(vbool64_t mask,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_m(mask,src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_m(vbool32_t mask,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_m(mask,src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_m(vbool16_t mask,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_m(mask,src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_m(vbool8_t mask,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_m(mask,src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_m(vbool4_t mask,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_m(mask,src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_m(vbool64_t mask,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_m(mask,src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_m(vbool32_t mask,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_m(mask,src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_m(vbool16_t mask,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_m(mask,src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_m(vbool8_t mask,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_m(mask,src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_m(vbool64_t mask,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_m(mask,src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_m(vbool32_t mask,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_m(mask,src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_m(vbool16_t mask,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_m(mask,src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_m(vbool8_t mask,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_m(mask,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-3.c new file mode 100644 index 00000000000..35e1900163c --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_m-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_m(vbool64_t mask,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_m(mask,src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_m(vbool32_t mask,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_m(mask,src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_m(vbool16_t mask,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_m(mask,src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_m(vbool8_t mask,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_m(mask,src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_m(vbool4_t mask,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_m(mask,src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_m(vbool2_t mask,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_m(mask,src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_m(vbool64_t mask,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_m(mask,src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_m(vbool32_t mask,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_m(mask,src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_m(vbool16_t mask,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_m(mask,src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_m(vbool8_t mask,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_m(mask,src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_m(vbool4_t mask,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_m(mask,src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_m(vbool2_t mask,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_m(mask,src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_m(vbool64_t mask,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_m(mask,src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_m(vbool32_t mask,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_m(mask,src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_m(vbool16_t mask,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_m(mask,src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_m(vbool8_t mask,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_m(mask,src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_m(vbool4_t mask,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_m(mask,src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_m(vbool64_t mask,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_m(mask,src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_m(vbool32_t mask,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_m(mask,src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_m(vbool16_t mask,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_m(mask,src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_m(vbool8_t mask,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_m(mask,src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_m(vbool4_t mask,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_m(mask,src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_m(vbool64_t mask,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_m(mask,src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_m(vbool32_t mask,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_m(mask,src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_m(vbool16_t mask,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_m(mask,src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_m(vbool8_t mask,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_m(mask,src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_m(vbool64_t mask,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_m(mask,src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_m(vbool32_t mask,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_m(mask,src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_m(vbool16_t mask,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_m(mask,src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_m(vbool8_t mask,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_m(mask,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-1.c new file mode 100644 index 00000000000..94a8ca9feb6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_mu(mask,merge,src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_mu(mask,merge,src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_mu(mask,merge,src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_mu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_mu(mask,merge,src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_mu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_mu(mask,merge,src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_mu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_mu(mask,merge,src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_mu(mask,merge,src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_mu(mask,merge,src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_mu(mask,merge,src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_mu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_mu(mask,merge,src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_mu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_mu(mask,merge,src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_mu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_mu(mask,merge,src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_mu(mask,merge,src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_mu(mask,merge,src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_mu(mask,merge,src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_mu(mask,merge,src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_mu(mask,merge,src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_mu(mask,merge,src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_mu(mask,merge,src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_mu(mask,merge,src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_mu(mask,merge,src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_mu(mask,merge,src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_mu(mask,merge,src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_mu(mask,merge,src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_mu(mask,merge,src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_mu(mask,merge,src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_mu(mask,merge,src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_mu(mask,merge,src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_mu(mask,merge,src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_mu(mask,merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-2.c new file mode 100644 index 00000000000..1bb59c4524d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_mu(mask,merge,src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_mu(mask,merge,src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_mu(mask,merge,src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_mu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_mu(mask,merge,src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_mu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_mu(mask,merge,src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_mu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_mu(mask,merge,src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_mu(mask,merge,src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_mu(mask,merge,src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_mu(mask,merge,src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_mu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_mu(mask,merge,src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_mu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_mu(mask,merge,src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_mu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_mu(mask,merge,src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_mu(mask,merge,src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_mu(mask,merge,src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_mu(mask,merge,src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_mu(mask,merge,src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_mu(mask,merge,src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_mu(mask,merge,src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_mu(mask,merge,src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_mu(mask,merge,src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_mu(mask,merge,src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_mu(mask,merge,src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_mu(mask,merge,src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_mu(mask,merge,src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_mu(mask,merge,src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_mu(mask,merge,src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_mu(mask,merge,src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_mu(mask,merge,src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_mu(mask,merge,src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_mu(mask,merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-3.c new file mode 100644 index 00000000000..ecdf0350a06 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_mu-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_mu(mask,merge,src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_mu(mask,merge,src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_mu(mask,merge,src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_mu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_mu(mask,merge,src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_mu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_mu(mask,merge,src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_mu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_mu(mask,merge,src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_mu(mask,merge,src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_mu(mask,merge,src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_mu(mask,merge,src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_mu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_mu(mask,merge,src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_mu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_mu(mask,merge,src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_mu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_mu(mask,merge,src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_mu(mask,merge,src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_mu(mask,merge,src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_mu(mask,merge,src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_mu(mask,merge,src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_mu(mask,merge,src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_mu(mask,merge,src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_mu(mask,merge,src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_mu(mask,merge,src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_mu(mask,merge,src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_mu(mask,merge,src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_mu(mask,merge,src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_mu(mask,merge,src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_mu(mask,merge,src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_mu(mask,merge,src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_mu(mask,merge,src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_mu(mask,merge,src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_mu(mask,merge,src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_mu(mask,merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-1.c new file mode 100644 index 00000000000..a776c0f6ae0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tu(vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tu(merge,src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tu(vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tu(merge,src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tu(vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tu(merge,src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tu(vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tu(merge,src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tu(vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tu(merge,src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tu(vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tu(merge,src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tu(vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tu(merge,src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tu(vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tu(merge,src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tu(vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tu(merge,src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tu(vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tu(merge,src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tu(vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tu(merge,src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tu(vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tu(merge,src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tu(vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tu(merge,src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tu(vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tu(merge,src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tu(vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tu(merge,src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tu(vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tu(merge,src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tu(vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tu(merge,src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tu(vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tu(merge,src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tu(vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tu(merge,src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tu(vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tu(merge,src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tu(vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tu(merge,src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tu(vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tu(merge,src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tu(vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tu(merge,src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tu(vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tu(merge,src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tu(vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tu(merge,src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tu(vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tu(merge,src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tu(vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tu(merge,src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tu(vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tu(merge,src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tu(vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tu(merge,src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tu(vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tu(merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-2.c new file mode 100644 index 00000000000..f9fda94e759 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tu(vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tu(merge,src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tu(vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tu(merge,src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tu(vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tu(merge,src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tu(vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tu(merge,src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tu(vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tu(merge,src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tu(vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tu(merge,src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tu(vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tu(merge,src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tu(vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tu(merge,src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tu(vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tu(merge,src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tu(vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tu(merge,src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tu(vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tu(merge,src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tu(vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tu(merge,src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tu(vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tu(merge,src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tu(vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tu(merge,src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tu(vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tu(merge,src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tu(vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tu(merge,src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tu(vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tu(merge,src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tu(vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tu(merge,src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tu(vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tu(merge,src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tu(vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tu(merge,src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tu(vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tu(merge,src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tu(vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tu(merge,src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tu(vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tu(merge,src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tu(vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tu(merge,src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tu(vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tu(merge,src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tu(vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tu(merge,src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tu(vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tu(merge,src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tu(vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tu(merge,src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tu(vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tu(merge,src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tu(vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tu(merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-3.c new file mode 100644 index 00000000000..253ea8adfaa --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tu-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tu(vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tu(merge,src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tu(vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tu(merge,src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tu(vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tu(merge,src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tu(vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tu(merge,src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tu(vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tu(merge,src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tu(vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tu(merge,src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tu(vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tu(merge,src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tu(vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tu(merge,src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tu(vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tu(merge,src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tu(vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tu(merge,src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tu(vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tu(merge,src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tu(vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tu(merge,src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tu(vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tu(merge,src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tu(vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tu(merge,src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tu(vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tu(merge,src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tu(vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tu(merge,src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tu(vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tu(merge,src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tu(vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tu(merge,src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tu(vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tu(merge,src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tu(vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tu(merge,src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tu(vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tu(merge,src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tu(vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tu(merge,src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tu(vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tu(merge,src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tu(vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tu(merge,src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tu(vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tu(merge,src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tu(vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tu(merge,src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tu(vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tu(merge,src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tu(vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tu(merge,src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tu(vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tu(merge,src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tu(vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tu(merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-1.c new file mode 100644 index 00000000000..caa42ba632b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tum(mask,merge,src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tum(mask,merge,src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tum(mask,merge,src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tum(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tum(mask,merge,src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tum(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tum(mask,merge,src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tum(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tum(mask,merge,src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tum(mask,merge,src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tum(mask,merge,src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tum(mask,merge,src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tum(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tum(mask,merge,src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tum(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tum(mask,merge,src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tum(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tum(mask,merge,src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tum(mask,merge,src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tum(mask,merge,src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tum(mask,merge,src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tum(mask,merge,src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tum(mask,merge,src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tum(mask,merge,src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tum(mask,merge,src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tum(mask,merge,src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tum(mask,merge,src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tum(mask,merge,src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tum(mask,merge,src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tum(mask,merge,src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tum(mask,merge,src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tum(mask,merge,src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tum(mask,merge,src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tum(mask,merge,src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tum(mask,merge,src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tum(mask,merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-2.c new file mode 100644 index 00000000000..430b844f6af --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tum(mask,merge,src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tum(mask,merge,src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tum(mask,merge,src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tum(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tum(mask,merge,src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tum(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tum(mask,merge,src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tum(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tum(mask,merge,src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tum(mask,merge,src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tum(mask,merge,src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tum(mask,merge,src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tum(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tum(mask,merge,src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tum(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tum(mask,merge,src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tum(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tum(mask,merge,src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tum(mask,merge,src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tum(mask,merge,src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tum(mask,merge,src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tum(mask,merge,src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tum(mask,merge,src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tum(mask,merge,src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tum(mask,merge,src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tum(mask,merge,src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tum(mask,merge,src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tum(mask,merge,src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tum(mask,merge,src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tum(mask,merge,src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tum(mask,merge,src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tum(mask,merge,src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tum(mask,merge,src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tum(mask,merge,src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tum(mask,merge,src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tum(mask,merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-3.c new file mode 100644 index 00000000000..de314065571 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tum-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tum(mask,merge,src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tum(mask,merge,src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tum(mask,merge,src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tum(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tum(mask,merge,src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tum(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tum(mask,merge,src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tum(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tum(mask,merge,src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tum(mask,merge,src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tum(mask,merge,src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tum(mask,merge,src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tum(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tum(mask,merge,src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tum(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tum(mask,merge,src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tum(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tum(mask,merge,src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tum(mask,merge,src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tum(mask,merge,src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tum(mask,merge,src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tum(mask,merge,src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tum(mask,merge,src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tum(mask,merge,src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tum(mask,merge,src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tum(mask,merge,src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tum(mask,merge,src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tum(mask,merge,src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tum(mask,merge,src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tum(mask,merge,src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tum(mask,merge,src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tum(mask,merge,src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tum(mask,merge,src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tum(mask,merge,src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tum(mask,merge,src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tum(mask,merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c new file mode 100644 index 00000000000..d1ea2c1eb46 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tumu(mask,merge,src,vl); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tumu(mask,merge,src,vl); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tumu(mask,merge,src,vl); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tumu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tumu(mask,merge,src,vl); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tumu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tumu(mask,merge,src,vl); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tumu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tumu(mask,merge,src,vl); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tumu(mask,merge,src,vl); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tumu(mask,merge,src,vl); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tumu(mask,merge,src,vl); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tumu(mask,merge,src,vl); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tumu(mask,merge,src,vl); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tumu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tumu(mask,merge,src,vl); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tumu(mask,merge,src,vl); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tumu(mask,merge,src,vl); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tumu(mask,merge,src,vl); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tumu(mask,merge,src,vl); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tumu(mask,merge,src,vl); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tumu(mask,merge,src,vl); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tumu(mask,merge,src,vl); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tumu(mask,merge,src,vl); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tumu(mask,merge,src,vl); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tumu(mask,merge,src,vl); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tumu(mask,merge,src,vl); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tumu(mask,merge,src,vl); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tumu(mask,merge,src,vl); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tumu(mask,merge,src,vl); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tumu(mask,merge,src,vl); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tumu(mask,merge,src,vl); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tumu(mask,merge,src,vl); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tumu(mask,merge,src,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c new file mode 100644 index 00000000000..60dd457be5a --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tumu(mask,merge,src,31); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tumu(mask,merge,src,31); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tumu(mask,merge,src,31); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tumu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tumu(mask,merge,src,31); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tumu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tumu(mask,merge,src,31); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tumu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tumu(mask,merge,src,31); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tumu(mask,merge,src,31); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tumu(mask,merge,src,31); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tumu(mask,merge,src,31); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tumu(mask,merge,src,31); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tumu(mask,merge,src,31); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tumu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tumu(mask,merge,src,31); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tumu(mask,merge,src,31); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tumu(mask,merge,src,31); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tumu(mask,merge,src,31); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tumu(mask,merge,src,31); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tumu(mask,merge,src,31); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tumu(mask,merge,src,31); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tumu(mask,merge,src,31); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tumu(mask,merge,src,31); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tumu(mask,merge,src,31); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tumu(mask,merge,src,31); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tumu(mask,merge,src,31); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tumu(mask,merge,src,31); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tumu(mask,merge,src,31); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tumu(mask,merge,src,31); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tumu(mask,merge,src,31); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tumu(mask,merge,src,31); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tumu(mask,merge,src,31); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tumu(mask,merge,src,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c new file mode 100644 index 00000000000..745c2cc167d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c @@ -0,0 +1,201 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vncvt_x_x_w_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,vint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf8_tumu(mask,merge,src,32); +} + + +vint8mf4_t test___riscv_vncvt_x_x_w_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,vint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf4_tumu(mask,merge,src,32); +} + + +vint8mf2_t test___riscv_vncvt_x_x_w_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,vint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8mf2_tumu(mask,merge,src,32); +} + + +vint8m1_t test___riscv_vncvt_x_x_w_i8m1_tumu(vbool8_t mask,vint8m1_t merge,vint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m1_tumu(mask,merge,src,32); +} + + +vint8m2_t test___riscv_vncvt_x_x_w_i8m2_tumu(vbool4_t mask,vint8m2_t merge,vint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m2_tumu(mask,merge,src,32); +} + + +vint8m4_t test___riscv_vncvt_x_x_w_i8m4_tumu(vbool2_t mask,vint8m4_t merge,vint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i8m4_tumu(mask,merge,src,32); +} + + +vuint8mf8_t test___riscv_vncvt_x_x_w_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,vuint16mf4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf8_tumu(mask,merge,src,32); +} + + +vuint8mf4_t test___riscv_vncvt_x_x_w_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,vuint16mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf4_tumu(mask,merge,src,32); +} + + +vuint8mf2_t test___riscv_vncvt_x_x_w_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,vuint16m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8mf2_tumu(mask,merge,src,32); +} + + +vuint8m1_t test___riscv_vncvt_x_x_w_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,vuint16m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m1_tumu(mask,merge,src,32); +} + + +vuint8m2_t test___riscv_vncvt_x_x_w_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,vuint16m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m2_tumu(mask,merge,src,32); +} + + +vuint8m4_t test___riscv_vncvt_x_x_w_u8m4_tumu(vbool2_t mask,vuint8m4_t merge,vuint16m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u8m4_tumu(mask,merge,src,32); +} + + +vint16mf4_t test___riscv_vncvt_x_x_w_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf4_tumu(mask,merge,src,32); +} + + +vint16mf2_t test___riscv_vncvt_x_x_w_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16mf2_tumu(mask,merge,src,32); +} + + +vint16m1_t test___riscv_vncvt_x_x_w_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m1_tumu(mask,merge,src,32); +} + + +vint16m2_t test___riscv_vncvt_x_x_w_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m2_tumu(mask,merge,src,32); +} + + +vint16m4_t test___riscv_vncvt_x_x_w_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i16m4_tumu(mask,merge,src,32); +} + + +vuint16mf4_t test___riscv_vncvt_x_x_w_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint32mf2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf4_tumu(mask,merge,src,32); +} + + +vuint16mf2_t test___riscv_vncvt_x_x_w_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint32m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16mf2_tumu(mask,merge,src,32); +} + + +vuint16m1_t test___riscv_vncvt_x_x_w_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint32m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m1_tumu(mask,merge,src,32); +} + + +vuint16m2_t test___riscv_vncvt_x_x_w_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint32m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m2_tumu(mask,merge,src,32); +} + + +vuint16m4_t test___riscv_vncvt_x_x_w_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint32m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u16m4_tumu(mask,merge,src,32); +} + + +vint32mf2_t test___riscv_vncvt_x_x_w_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32mf2_tumu(mask,merge,src,32); +} + + +vint32m1_t test___riscv_vncvt_x_x_w_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m1_tumu(mask,merge,src,32); +} + + +vint32m2_t test___riscv_vncvt_x_x_w_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m2_tumu(mask,merge,src,32); +} + + +vint32m4_t test___riscv_vncvt_x_x_w_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_i32m4_tumu(mask,merge,src,32); +} + + +vuint32mf2_t test___riscv_vncvt_x_x_w_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint64m1_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32mf2_tumu(mask,merge,src,32); +} + + +vuint32m1_t test___riscv_vncvt_x_x_w_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint64m2_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m1_tumu(mask,merge,src,32); +} + + +vuint32m2_t test___riscv_vncvt_x_x_w_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint64m4_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m2_tumu(mask,merge,src,32); +} + + +vuint32m4_t test___riscv_vncvt_x_x_w_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint64m8_t src,size_t vl) +{ + return __riscv_vncvt_x_x_w_u32m4_tumu(mask,merge,src,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vncvt\.x\.x\.w\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 2 } } */