From patchwork Tue Feb 7 06:24:44 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 53706 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2679992wrn; Mon, 6 Feb 2023 22:25:40 -0800 (PST) X-Google-Smtp-Source: AK7set9IqxW91XhtckRHxtN4xGEbhbXQnWUBBuJYRwenPdDssDCaKlYtKxCoOXFqscm9WGgpTQ/d X-Received: by 2002:a50:ab53:0:b0:4a0:aac4:1030 with SMTP id t19-20020a50ab53000000b004a0aac41030mr2436469edc.28.1675751140255; Mon, 06 Feb 2023 22:25:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675751140; cv=none; d=google.com; s=arc-20160816; b=RTTBZ6f1e19WxYtk92Lp5/bpW3KtBrjpybV8jJy2Bykg6d3TTYx8HdaLPgQYF/DdT8 NtGm892QSsrAwa9IXLwTixuNScwYOdnFDp4VMV/0CrZOramE1Dwa1Waof+/qp4R7+sfC VMOmuUjdOvD+CHTAre5h0VNlKNa5iaqkqlhHVeiIEglRremMU0bLdNofCCl3ZcicF1FR t/oBpi3EmwWitIDoBQO6vMwMMa2H8XpEmQjxadWXf0yyI2ALpjTOeHH4c9ZnKR9b0PeD ZwNJTXL6WC17qNn1xAt0cuH0l42W+Tt55DhzkYCbRku5TTnbQekWWSB49TiQF+01hxgC 720Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=JEpHNtlmKxSR80dzCLy95oZPsOMFn2QnmyyFy6hp398=; b=lOdweaf8DyvInQnOgdAfpYLCPHXI2HJoNAevdmogHYVRSl8YC88qfZr7uc7ttciDNC VwWE/OZhR7nUBIbf/OvQTIPGgxX54f1XsywQ1OadNKO1VhSRDO+GhhlwYKor0a+xqVNe nzXmNyP6qx4BQCo4rasc6kjTyH5VjkapC86X5CPIsiQRxNDBjxddVJmidb3QSTSl3Spc trBaHXle5pHWy1sv6kMAbPokNV7w3YlaJYo8xcp3W0JczrA2N1PzbzP3n+fuNVgHmx2y ibjZDyx2xEA2PoHoxVO+A8PzoB4pILSiHGkD/W7+EK+jlDRbXvzLiy/SupIwM0nTE9X1 A2Xg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id y12-20020a056402270c00b004a26f3db290si20154139edd.133.2023.02.06.22.25.39 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 06 Feb 2023 22:25:40 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5A4493858423 for ; Tue, 7 Feb 2023 06:25:27 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast1.qq.com (smtpbguseast1.qq.com [54.204.34.129]) by sourceware.org (Postfix) with ESMTPS id D047D3858D1E for ; Tue, 7 Feb 2023 06:24:50 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D047D3858D1E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp83t1675751085taamxao0 Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Tue, 07 Feb 2023 14:24:44 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: b1ASilpWCP5oEML7jsp7+HodKro8Iis3ffWFKwf7q6oWcaDeqee7JSqHXtaYD wB05YDh7VZ1rumiUIYVRcrO8+mRfoQxvKy2RuNnnzDy7zHcTK1wt5JJD6izA0tL1isLPwX5 i3eAOn5HHobX7i8Yf+MJh4NCzOKY70HjuXXEOz063SJrbSD9durgv25sIvLKnY4b6jHzeyz 5FzFgUXOCnsJdp87GD7uKOZmE7qkY0HjBcjtlf8fDLKHEFU2Lo2BQm2mj8bsXVy418QEnfT M91A0O+gS+1r5kUSBlwz22z2D6Y6F0rWXStmLQvwg30+4wzbjZ6A6RqQ/vMKPc33rbH+NVi Kdt1sflcbwjaU95Kan3Xl5lCL6Bh8nyitK5vg12Oq0sa94guiIO21VRzTtEhU2ZS3FUmLhC X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vwsub.wx C API tests Date: Tue, 7 Feb 2023 14:24:44 +0800 Message-Id: <20230207062444.36747-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757152427371018726?= X-GMAIL-MSGID: =?utf-8?q?1757152427371018726?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vwsub_wx-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx-3.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_m-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_m-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_m-3.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vwsub_wx-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx-3.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_m-3.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tum-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tum-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tum-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tumu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tumu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vwsub_wx_tumu-3.c | 111 ++++++++++++++++++ 18 files changed, 1998 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c new file mode 100644 index 00000000000..1cf611427f8 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4(op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2(op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1(op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2(op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4(op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8(op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2(op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1(op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2(op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4(op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8(op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1(op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2(op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4(op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8(op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c new file mode 100644 index 00000000000..a04af072a9b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4(op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2(op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1(op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2(op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4(op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8(op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2(op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1(op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2(op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4(op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8(op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1(op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2(op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4(op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8(op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c new file mode 100644 index 00000000000..9e94117648e --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4(op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2(op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1(op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2(op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4(op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8(op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2(op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1(op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2(op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4(op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8(op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1(op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2(op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4(op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8(op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c new file mode 100644 index 00000000000..925333d07ba --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c new file mode 100644 index 00000000000..65b10c66534 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c new file mode 100644 index 00000000000..4321ccb52df --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c new file mode 100644 index 00000000000..4fbd6409bb5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c new file mode 100644 index 00000000000..06ebfeb30af --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c new file mode 100644 index 00000000000..773e92a08c0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c new file mode 100644 index 00000000000..f57f3ad70ce --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c new file mode 100644 index 00000000000..3667c824da3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c new file mode 100644 index 00000000000..9f0beb47348 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c new file mode 100644 index 00000000000..6f187798d53 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c new file mode 100644 index 00000000000..65037d4b7f0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c new file mode 100644 index 00000000000..f0b6891d1ff --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c new file mode 100644 index 00000000000..d3221238bcb --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,vl); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,vl); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,vl); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,vl); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,vl); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,vl); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,vl); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,vl); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,vl); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,vl); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,vl); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,vl); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,vl); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,vl); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c new file mode 100644 index 00000000000..a20e58b125d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,31); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,31); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,31); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,31); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,31); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,31); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,31); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,31); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,31); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,31); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,31); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,31); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,31); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,31); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c new file mode 100644 index 00000000000..f5a66ff2c12 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,32); +} + + +vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,32); +} + + +vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,32); +} + + +vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,32); +} + + +vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,32); +} + + +vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,32); +} + + +vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,32); +} + + +vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,32); +} + + +vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,32); +} + + +vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,32); +} + + +vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,32); +} + + +vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,32); +} + + +vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,32); +} + + +vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,32); +} + + +vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl) +{ + return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */