From patchwork Mon Feb 6 05:17:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 52996 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2060846wrn; Sun, 5 Feb 2023 21:17:54 -0800 (PST) X-Google-Smtp-Source: AK7set/cziJv6V53RM434w2kbF5m5TmrF+spTgvpfq4w+jhxoHBL6kXCcuDp+APg0dr9bXCZDgMn X-Received: by 2002:a05:6402:500c:b0:49e:4254:60a9 with SMTP id p12-20020a056402500c00b0049e425460a9mr23261147eda.29.1675660674724; Sun, 05 Feb 2023 21:17:54 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675660674; cv=none; d=google.com; s=arc-20160816; b=H5pnYofl3kp/neHUnBde51lFPUEM6RcxvsUhDNh1u8wbFbziqsd7nFfeRLMn65BaEs k1sxtkA2B6MZjcHs1C+ZTz4bj4q06HM8+zvXkJc4y4hKVCRYCBI/PHbhh4z1L/dhfmOP avUqKAWl7pI7aQIo9MvkWa4SRfDj23I/yn/dgjIVz9347mTAlrJgMdmOhP533u6MTkA0 4WVUvuf0C5Qzcje/xXj9CBbWpLAb1/0v0JEmWyiz9nSk9DRezHtcCNOsU+S5k8oVN3VO CEPpjW1CU0ZBvEn2tfj2Nv0KSO4IU6X1KaDXKS+XPfJ+o/ojw4wusGO3Kr7dt4dQ5GBi vthA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=F+wMLd++5sTb2kEYaiDBiZ/v4Q/Q2tEaX4zhf7II4Mg=; b=gCr81ba3IePh3IyBkNP/XnXx8m/gBgOoJ1TMOfYn2KsZj421AJNeGcXqJprfvw30X3 pudqfJJJzLAp86okOR7KJ/Zf6ZB/H/QYwKdpZM8OuxVgE9XYLyR7CXnlTHSOlKT+JAK3 XdZPRZYvNkEims77lQPeNZwRCg7gHF2nBogJousKzWCDUtUOEMBzbOHV3PsYpvsrxxK7 bawTE2qI4lQ+qprCCsMXs+MxJyeycNQQb8d94gcdtimNWZ2F27cDww8uz72OAq8ypTnj I+v1yir2FpzOc3uyXijQE+pkMg3M+0YHOz6A88crHGU5I5C04tWSfFmgYXN8WsSn1t+9 CglA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id z9-20020a05640235c900b004a25b14443bsi14348399edc.293.2023.02.05.21.17.54 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 Feb 2023 21:17:54 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 451C7385781F for ; Mon, 6 Feb 2023 05:17:41 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbgjp3.qq.com (smtpbgjp3.qq.com [54.92.39.34]) by sourceware.org (Postfix) with ESMTPS id 52118385841C for ; Mon, 6 Feb 2023 05:17:11 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 52118385841C Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp85t1675660626tmgd2dp2 Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Mon, 06 Feb 2023 13:17:05 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: DeTMcLcow/2gkLQrSkCwupQduMHONB4epBnpGNKGK+VXUrHGs/pzdSIt8IdpZ Z28ncC+AwVxGcXBANeCfCbnNSZzk2LClq1Rj81ms4pSKxoBTHNX0D3V55kI8W5M0G7lPsYO cm90S+JLmJCvK/7gtTzSgeI9ooFDsYPVfYtBdXDEiyX59G5OfXSKxyw+DvQbNEbyIuGeRSe Tgdq15XJoffemnGesCWhtbUSAmsiGzFz699o+1DKlR5jLovNM20fujSrba9UPukTQJyr1Je kkn3D9vdPYW3eGFoLyRob/4/0pbbsQSUeHdHXSHOS/lS/9nPFSjzsqz1Xy1v6hV/U3f1Xrg 2pVjKdKQAV7G2Bo6fdPnS3GQVSmuMeDoun0snmCc/tUgcNdupOWffFa9MdnGAwANRQrttm7 X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vsext.vf2 C API tests Date: Mon, 6 Feb 2023 13:17:04 +0800 Message-Id: <20230206051704.224015-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757057567671983751?= X-GMAIL-MSGID: =?utf-8?q?1757057567671983751?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vsext_vf2-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2-3.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_m-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_m-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_m-3.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vsext_vf2-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2-3.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vsext_vf2_m-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_mu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_mu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_mu-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tu-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tum-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tum-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tum-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tumu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tumu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vsext_vf2_tumu-3.c | 111 ++++++++++++++++++ 18 files changed, 1998 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-1.c new file mode 100644 index 00000000000..eb8fdb8adff --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4(vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4(op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2(vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2(op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1(vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1(op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2(vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2(op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4(vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4(op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8(vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8(op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2(vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2(op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1(vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1(op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2(vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2(op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4(vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4(op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8(vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8(op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1(vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1(op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2(vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2(op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4(vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4(op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8(vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8(op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-2.c new file mode 100644 index 00000000000..dce1aa2adf0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4(vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4(op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2(vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2(op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1(vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1(op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2(vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2(op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4(vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4(op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8(vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8(op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2(vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2(op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1(vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1(op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2(vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2(op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4(vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4(op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8(vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8(op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1(vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1(op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2(vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2(op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4(vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4(op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8(vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8(op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-3.c new file mode 100644 index 00000000000..98f43bcea35 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4(vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4(op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2(vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2(op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1(vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1(op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2(vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2(op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4(vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4(op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8(vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8(op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2(vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2(op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1(vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1(op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2(vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2(op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4(vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4(op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8(vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8(op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1(vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1(op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2(vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2(op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4(vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4(op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8(vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8(op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-1.c new file mode 100644 index 00000000000..8f7ad903e1b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_m(vbool64_t mask,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_m(mask,op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_m(vbool32_t mask,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_m(mask,op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_m(vbool16_t mask,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_m(mask,op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_m(vbool8_t mask,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_m(mask,op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_m(vbool4_t mask,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_m(mask,op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_m(vbool2_t mask,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_m(mask,op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_m(vbool64_t mask,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_m(mask,op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_m(vbool32_t mask,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_m(mask,op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_m(vbool16_t mask,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_m(mask,op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_m(vbool8_t mask,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_m(mask,op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_m(vbool4_t mask,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_m(mask,op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_m(vbool64_t mask,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_m(mask,op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_m(vbool32_t mask,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_m(mask,op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_m(vbool16_t mask,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_m(mask,op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_m(vbool8_t mask,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_m(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-2.c new file mode 100644 index 00000000000..8d0573f03a6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_m(vbool64_t mask,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_m(mask,op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_m(vbool32_t mask,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_m(mask,op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_m(vbool16_t mask,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_m(mask,op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_m(vbool8_t mask,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_m(mask,op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_m(vbool4_t mask,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_m(mask,op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_m(vbool2_t mask,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_m(mask,op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_m(vbool64_t mask,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_m(mask,op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_m(vbool32_t mask,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_m(mask,op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_m(vbool16_t mask,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_m(mask,op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_m(vbool8_t mask,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_m(mask,op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_m(vbool4_t mask,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_m(mask,op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_m(vbool64_t mask,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_m(mask,op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_m(vbool32_t mask,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_m(mask,op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_m(vbool16_t mask,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_m(mask,op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_m(vbool8_t mask,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_m(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-3.c new file mode 100644 index 00000000000..b7151d3204b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_m-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_m(vbool64_t mask,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_m(mask,op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_m(vbool32_t mask,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_m(mask,op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_m(vbool16_t mask,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_m(mask,op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_m(vbool8_t mask,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_m(mask,op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_m(vbool4_t mask,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_m(mask,op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_m(vbool2_t mask,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_m(mask,op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_m(vbool64_t mask,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_m(mask,op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_m(vbool32_t mask,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_m(mask,op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_m(vbool16_t mask,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_m(mask,op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_m(vbool8_t mask,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_m(mask,op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_m(vbool4_t mask,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_m(mask,op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_m(vbool64_t mask,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_m(mask,op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_m(vbool32_t mask,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_m(mask,op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_m(vbool16_t mask,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_m(mask,op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_m(vbool8_t mask,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_m(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c new file mode 100644 index 00000000000..3289fe5bcd6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_mu(mask,merge,op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_mu(mask,merge,op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_mu(mask,merge,op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_mu(mask,merge,op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_mu(mask,merge,op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_mu(mask,merge,op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_mu(mask,merge,op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_mu(mask,merge,op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_mu(mask,merge,op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_mu(mask,merge,op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_mu(mask,merge,op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_mu(mask,merge,op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_mu(mask,merge,op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_mu(mask,merge,op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_mu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c new file mode 100644 index 00000000000..26c26e5d2cf --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_mu(mask,merge,op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_mu(mask,merge,op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_mu(mask,merge,op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_mu(mask,merge,op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_mu(mask,merge,op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_mu(mask,merge,op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_mu(mask,merge,op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_mu(mask,merge,op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_mu(mask,merge,op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_mu(mask,merge,op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_mu(mask,merge,op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_mu(mask,merge,op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_mu(mask,merge,op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_mu(mask,merge,op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_mu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c new file mode 100644 index 00000000000..d60387eac79 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_mu(mask,merge,op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_mu(mask,merge,op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_mu(mask,merge,op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_mu(mask,merge,op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_mu(mask,merge,op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_mu(mask,merge,op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_mu(mask,merge,op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_mu(mask,merge,op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_mu(mask,merge,op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_mu(mask,merge,op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_mu(mask,merge,op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_mu(mask,merge,op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_mu(mask,merge,op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_mu(mask,merge,op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_mu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c new file mode 100644 index 00000000000..4394514f7c8 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tu(vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tu(merge,op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tu(vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tu(merge,op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tu(vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tu(merge,op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tu(vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tu(merge,op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tu(vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tu(merge,op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tu(vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tu(merge,op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tu(vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tu(merge,op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tu(vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tu(merge,op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tu(vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tu(merge,op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tu(vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tu(merge,op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tu(vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tu(merge,op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tu(vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tu(merge,op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tu(vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tu(merge,op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tu(vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tu(merge,op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tu(vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tu(merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c new file mode 100644 index 00000000000..0d010e02331 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tu(vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tu(merge,op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tu(vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tu(merge,op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tu(vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tu(merge,op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tu(vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tu(merge,op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tu(vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tu(merge,op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tu(vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tu(merge,op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tu(vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tu(merge,op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tu(vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tu(merge,op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tu(vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tu(merge,op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tu(vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tu(merge,op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tu(vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tu(merge,op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tu(vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tu(merge,op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tu(vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tu(merge,op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tu(vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tu(merge,op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tu(vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tu(merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c new file mode 100644 index 00000000000..04443df8a33 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tu(vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tu(merge,op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tu(vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tu(merge,op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tu(vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tu(merge,op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tu(vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tu(merge,op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tu(vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tu(merge,op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tu(vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tu(merge,op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tu(vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tu(merge,op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tu(vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tu(merge,op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tu(vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tu(merge,op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tu(vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tu(merge,op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tu(vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tu(merge,op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tu(vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tu(merge,op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tu(vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tu(merge,op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tu(vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tu(merge,op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tu(vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tu(merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c new file mode 100644 index 00000000000..47422356482 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tum(mask,merge,op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tum(mask,merge,op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tum(mask,merge,op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tum(mask,merge,op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tum(mask,merge,op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tum(mask,merge,op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tum(mask,merge,op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tum(mask,merge,op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tum(mask,merge,op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tum(mask,merge,op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tum(mask,merge,op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tum(mask,merge,op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tum(mask,merge,op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tum(mask,merge,op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tum(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c new file mode 100644 index 00000000000..4a523e27807 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tum(mask,merge,op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tum(mask,merge,op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tum(mask,merge,op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tum(mask,merge,op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tum(mask,merge,op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tum(mask,merge,op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tum(mask,merge,op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tum(mask,merge,op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tum(mask,merge,op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tum(mask,merge,op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tum(mask,merge,op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tum(mask,merge,op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tum(mask,merge,op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tum(mask,merge,op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tum(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c new file mode 100644 index 00000000000..c524b7bcffe --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tum(mask,merge,op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tum(mask,merge,op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tum(mask,merge,op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tum(mask,merge,op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tum(mask,merge,op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tum(mask,merge,op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tum(mask,merge,op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tum(mask,merge,op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tum(mask,merge,op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tum(mask,merge,op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tum(mask,merge,op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tum(mask,merge,op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tum(mask,merge,op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tum(mask,merge,op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tum(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c new file mode 100644 index 00000000000..5bdb267a43a --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tumu(mask,merge,op1,vl); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tumu(mask,merge,op1,vl); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tumu(mask,merge,op1,vl); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tumu(mask,merge,op1,vl); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tumu(mask,merge,op1,vl); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tumu(mask,merge,op1,vl); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tumu(mask,merge,op1,vl); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tumu(mask,merge,op1,vl); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tumu(mask,merge,op1,vl); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tumu(mask,merge,op1,vl); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tumu(mask,merge,op1,vl); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tumu(mask,merge,op1,vl); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tumu(mask,merge,op1,vl); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tumu(mask,merge,op1,vl); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tumu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c new file mode 100644 index 00000000000..e1c7b1a5ede --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tumu(mask,merge,op1,31); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tumu(mask,merge,op1,31); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tumu(mask,merge,op1,31); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tumu(mask,merge,op1,31); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tumu(mask,merge,op1,31); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tumu(mask,merge,op1,31); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tumu(mask,merge,op1,31); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tumu(mask,merge,op1,31); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tumu(mask,merge,op1,31); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tumu(mask,merge,op1,31); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tumu(mask,merge,op1,31); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tumu(mask,merge,op1,31); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tumu(mask,merge,op1,31); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tumu(mask,merge,op1,31); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tumu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c new file mode 100644 index 00000000000..995b2a78d87 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint16mf4_t test___riscv_vsext_vf2_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint8mf8_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf4_tumu(mask,merge,op1,32); +} + + +vint16mf2_t test___riscv_vsext_vf2_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint8mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16mf2_tumu(mask,merge,op1,32); +} + + +vint16m1_t test___riscv_vsext_vf2_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint8mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m1_tumu(mask,merge,op1,32); +} + + +vint16m2_t test___riscv_vsext_vf2_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint8m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m2_tumu(mask,merge,op1,32); +} + + +vint16m4_t test___riscv_vsext_vf2_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint8m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m4_tumu(mask,merge,op1,32); +} + + +vint16m8_t test___riscv_vsext_vf2_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint8m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i16m8_tumu(mask,merge,op1,32); +} + + +vint32mf2_t test___riscv_vsext_vf2_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint16mf4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32mf2_tumu(mask,merge,op1,32); +} + + +vint32m1_t test___riscv_vsext_vf2_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint16mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m1_tumu(mask,merge,op1,32); +} + + +vint32m2_t test___riscv_vsext_vf2_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint16m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m2_tumu(mask,merge,op1,32); +} + + +vint32m4_t test___riscv_vsext_vf2_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint16m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m4_tumu(mask,merge,op1,32); +} + + +vint32m8_t test___riscv_vsext_vf2_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint16m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i32m8_tumu(mask,merge,op1,32); +} + + +vint64m1_t test___riscv_vsext_vf2_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint32mf2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m1_tumu(mask,merge,op1,32); +} + + +vint64m2_t test___riscv_vsext_vf2_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint32m1_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m2_tumu(mask,merge,op1,32); +} + + +vint64m4_t test___riscv_vsext_vf2_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint32m2_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m4_tumu(mask,merge,op1,32); +} + + +vint64m8_t test___riscv_vsext_vf2_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint32m4_t op1,size_t vl) +{ + return __riscv_vsext_vf2_i64m8_tumu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vsext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */