From patchwork Mon Feb 6 05:11:06 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 52993 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp2059340wrn; Sun, 5 Feb 2023 21:12:05 -0800 (PST) X-Google-Smtp-Source: AK7set/vIpK92etllggJeaza8GwS1P5e+G+APpAWJPpyMp4+7PKzKvi9ocO9HuVMJy2rZEW8BIMD X-Received: by 2002:a17:906:5048:b0:878:4bc1:dd19 with SMTP id e8-20020a170906504800b008784bc1dd19mr20598209ejk.52.1675660325558; Sun, 05 Feb 2023 21:12:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675660325; cv=none; d=google.com; s=arc-20160816; b=I/L8kacF7Shy30N1pnRZVbh21WXSEzLijymafAJylKfg9HAaNfjkeAw20d6gG8DGrZ la08hIWjfb9bmw2VbhCJmlOlQlLLwE/DDk2d6aTHORu5l6rKqiKGRmWWe35XzMy908GP qJT1U0btW5wx/fB9eirOzBiG+CBArQDjjNSEuiQtbYdhDGC+Vr1Ld4wopBSg462/71PE 0IDpH8JtSnfI20UdnuA1uYgQQuYGzJF6WE1PwUKKjYXGdfdqd1Bvx26Hz/ETK60aH2Qj 2yRC9T13OC2irzykycgOBlFaIJCO307BCqHeC/pwUE02I7fRYnrfLcvnNogFLo+78t/5 emnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=Mb5FROuhKnttj+L14ikJ/KCFKjuZW2n+QMYzyAJ5Lig=; b=qiOZ3rMVdFhTT+LVkWEfT+dCQaLQXqXE9BxE9nQnLWoKmMNzetVP1yJKoiar2gFCmP VB9WQS66mIVkPk9ZmC/njsbNZm/eo70qsr3ziyoUIuUCnO43lyUdGijs8EmvxstuHPt1 Il5lHtjhXdW0Ubt8ptPK4y8/i6aEl2its8uckw/W6to/vV+llcGKwuE7XbfrdEHJR2My SQc9HL1tWKREY2NmP4bjK0FqGu9hRiN2W+EVJcIvqixwtst8j62wevCJJz56pa6OEYy8 ftJyUwbwi9hoXuDNyckAIDVZc52ZN8oQIQKucL5iD85dm5ZJ8/IhwHuwZYPlSE3HPODx wCDQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id fv38-20020a17090750a600b0089611490809si6995289ejc.178.2023.02.05.21.12.05 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 05 Feb 2023 21:12:05 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5634D3858298 for ; Mon, 6 Feb 2023 05:11:58 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast3.qq.com (smtpbguseast3.qq.com [54.243.244.52]) by sourceware.org (Postfix) with ESMTPS id A9B073858C00 for ; Mon, 6 Feb 2023 05:11:12 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A9B073858C00 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp86t1675660268tylarufs Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Mon, 06 Feb 2023 13:11:07 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: shTINjSEO8TnXV9/Tj6DZPINB0NBqPf6Lv0iSb07UkXCqEalgFC7JaWac5Hj8 tsFrVMG20jB+sgIr08qNAAVwP/jM7H4GFeDlPJfRqNhjRIjZx1+IWKPayFSmIVAlDJbUK5s eCIDbXHEYKZNJOpIsKxa/6mNq2CyfSfKVMfy/huAQaSp+vyqOrwiNBtor7X1ZpIc060at4z /CyXyh4qv9WW+FhvXUxmz3fORFxnI7zNR5DxoPBzNKRUwCPj0w22ZrR2j7L9qVntazPR5u/ ySrlzLID6OLl9ypW3d4lqyc0HvN63CEwTaDcSZGsNSUt0gs7DDURukNUdO0Qe4ZuXxOyogW uODZH2y0hBpHfT7q9kviRoZL2jn4ZDjLNdDjsPva0vuSkKG60pXAsKoOIq+TDQPeagWBRFG X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vzext.vf2 C API tests Date: Mon, 6 Feb 2023 13:11:06 +0800 Message-Id: <20230206051106.215903-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1757057201604479803?= X-GMAIL-MSGID: =?utf-8?q?1757057201604479803?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vzext_vf2-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2-3.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_m-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_m-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_m-3.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vzext_vf2-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2-3.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-1.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-2.c | 111 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vzext_vf2_m-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_mu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_mu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_mu-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tu-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tum-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tum-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tum-3.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tumu-1.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tumu-2.c | 111 ++++++++++++++++++ .../riscv/rvv/base/vzext_vf2_tumu-3.c | 111 ++++++++++++++++++ 18 files changed, 1998 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-1.c new file mode 100644 index 00000000000..f5599339a36 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4(op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2(op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1(op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2(op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4(vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4(op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8(vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8(op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2(vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2(op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1(vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1(op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2(vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2(op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4(vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4(op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8(vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8(op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1(vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1(op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2(vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2(op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4(vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4(op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8(vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8(op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-2.c new file mode 100644 index 00000000000..553fff747ed --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4(op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2(op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1(op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2(op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4(vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4(op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8(vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8(op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2(vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2(op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1(vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1(op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2(vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2(op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4(vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4(op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8(vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8(op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1(vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1(op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2(vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2(op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4(vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4(op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8(vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8(op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-3.c new file mode 100644 index 00000000000..b16a0993d4d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4(op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2(op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1(op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2(op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4(vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4(op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8(vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8(op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2(vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2(op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1(vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1(op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2(vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2(op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4(vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4(op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8(vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8(op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1(vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1(op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2(vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2(op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4(vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4(op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8(vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8(op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-1.c new file mode 100644 index 00000000000..c673e99b399 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_m(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_m(mask,op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_m(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_m(mask,op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_m(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_m(mask,op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_m(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_m(mask,op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_m(vbool4_t mask,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_m(mask,op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_m(vbool2_t mask,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_m(mask,op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_m(vbool64_t mask,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_m(mask,op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_m(vbool32_t mask,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_m(mask,op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_m(vbool16_t mask,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_m(mask,op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_m(vbool8_t mask,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_m(mask,op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_m(vbool4_t mask,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_m(mask,op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_m(vbool64_t mask,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_m(mask,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_m(vbool32_t mask,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_m(mask,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_m(vbool16_t mask,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_m(mask,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_m(vbool8_t mask,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_m(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-2.c new file mode 100644 index 00000000000..61929878817 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_m(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_m(mask,op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_m(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_m(mask,op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_m(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_m(mask,op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_m(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_m(mask,op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_m(vbool4_t mask,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_m(mask,op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_m(vbool2_t mask,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_m(mask,op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_m(vbool64_t mask,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_m(mask,op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_m(vbool32_t mask,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_m(mask,op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_m(vbool16_t mask,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_m(mask,op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_m(vbool8_t mask,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_m(mask,op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_m(vbool4_t mask,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_m(mask,op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_m(vbool64_t mask,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_m(mask,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_m(vbool32_t mask,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_m(mask,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_m(vbool16_t mask,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_m(mask,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_m(vbool8_t mask,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_m(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-3.c new file mode 100644 index 00000000000..894ae75cd37 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_m-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_m(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_m(mask,op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_m(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_m(mask,op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_m(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_m(mask,op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_m(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_m(mask,op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_m(vbool4_t mask,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_m(mask,op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_m(vbool2_t mask,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_m(mask,op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_m(vbool64_t mask,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_m(mask,op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_m(vbool32_t mask,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_m(mask,op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_m(vbool16_t mask,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_m(mask,op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_m(vbool8_t mask,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_m(mask,op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_m(vbool4_t mask,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_m(mask,op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_m(vbool64_t mask,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_m(mask,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_m(vbool32_t mask,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_m(mask,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_m(vbool16_t mask,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_m(mask,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_m(vbool8_t mask,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_m(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c new file mode 100644 index 00000000000..08dba6aefb6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_mu(mask,merge,op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_mu(mask,merge,op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_mu(mask,merge,op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_mu(mask,merge,op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_mu(mask,merge,op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_mu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_mu(mask,merge,op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_mu(mask,merge,op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_mu(mask,merge,op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_mu(mask,merge,op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_mu(mask,merge,op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_mu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_mu(mask,merge,op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_mu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_mu(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_mu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_mu(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_mu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_mu(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_mu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_mu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c new file mode 100644 index 00000000000..a82818857e9 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_mu(mask,merge,op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_mu(mask,merge,op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_mu(mask,merge,op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_mu(mask,merge,op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_mu(mask,merge,op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_mu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_mu(mask,merge,op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_mu(mask,merge,op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_mu(mask,merge,op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_mu(mask,merge,op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_mu(mask,merge,op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_mu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_mu(mask,merge,op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_mu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_mu(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_mu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_mu(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_mu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_mu(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_mu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_mu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c new file mode 100644 index 00000000000..282d24db4c6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_mu(mask,merge,op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_mu(mask,merge,op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_mu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_mu(mask,merge,op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_mu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_mu(mask,merge,op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_mu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_mu(mask,merge,op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_mu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_mu(mask,merge,op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_mu(mask,merge,op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_mu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_mu(mask,merge,op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_mu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_mu(mask,merge,op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_mu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_mu(mask,merge,op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_mu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_mu(mask,merge,op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_mu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_mu(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_mu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_mu(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_mu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_mu(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_mu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_mu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c new file mode 100644 index 00000000000..4f3110367d5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tu(vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tu(merge,op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tu(vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tu(merge,op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tu(vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tu(merge,op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tu(vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tu(merge,op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tu(vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tu(merge,op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tu(vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tu(merge,op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tu(vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tu(merge,op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tu(vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tu(merge,op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tu(vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tu(merge,op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tu(vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tu(merge,op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tu(vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tu(merge,op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tu(vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tu(merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tu(vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tu(merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tu(vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tu(merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tu(vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tu(merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c new file mode 100644 index 00000000000..c8df7e031f5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tu(vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tu(merge,op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tu(vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tu(merge,op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tu(vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tu(merge,op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tu(vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tu(merge,op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tu(vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tu(merge,op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tu(vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tu(merge,op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tu(vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tu(merge,op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tu(vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tu(merge,op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tu(vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tu(merge,op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tu(vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tu(merge,op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tu(vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tu(merge,op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tu(vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tu(merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tu(vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tu(merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tu(vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tu(merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tu(vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tu(merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c new file mode 100644 index 00000000000..da7fce19957 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tu(vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tu(merge,op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tu(vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tu(merge,op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tu(vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tu(merge,op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tu(vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tu(merge,op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tu(vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tu(merge,op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tu(vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tu(merge,op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tu(vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tu(merge,op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tu(vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tu(merge,op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tu(vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tu(merge,op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tu(vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tu(merge,op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tu(vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tu(merge,op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tu(vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tu(merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tu(vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tu(merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tu(vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tu(merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tu(vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tu(merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c new file mode 100644 index 00000000000..f3016077596 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tum(mask,merge,op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tum(mask,merge,op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tum(mask,merge,op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tum(mask,merge,op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tum(mask,merge,op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tum(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tum(mask,merge,op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tum(mask,merge,op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tum(mask,merge,op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tum(mask,merge,op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tum(mask,merge,op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tum(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tum(mask,merge,op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tum(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tum(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tum(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tum(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tum(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tum(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tum(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tum(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c new file mode 100644 index 00000000000..879f9a63f72 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tum(mask,merge,op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tum(mask,merge,op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tum(mask,merge,op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tum(mask,merge,op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tum(mask,merge,op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tum(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tum(mask,merge,op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tum(mask,merge,op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tum(mask,merge,op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tum(mask,merge,op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tum(mask,merge,op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tum(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tum(mask,merge,op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tum(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tum(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tum(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tum(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tum(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tum(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tum(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tum(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c new file mode 100644 index 00000000000..5e1de50787f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tum(mask,merge,op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tum(mask,merge,op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tum(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tum(mask,merge,op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tum(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tum(mask,merge,op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tum(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tum(mask,merge,op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tum(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tum(mask,merge,op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tum(mask,merge,op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tum(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tum(mask,merge,op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tum(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tum(mask,merge,op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tum(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tum(mask,merge,op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tum(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tum(mask,merge,op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tum(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tum(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tum(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tum(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tum(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tum(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tum(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tum(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c new file mode 100644 index 00000000000..4c8c38e0d1d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tumu(mask,merge,op1,vl); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tumu(mask,merge,op1,vl); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tumu(mask,merge,op1,vl); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tumu(mask,merge,op1,vl); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tumu(mask,merge,op1,vl); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tumu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tumu(mask,merge,op1,vl); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tumu(mask,merge,op1,vl); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tumu(mask,merge,op1,vl); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tumu(mask,merge,op1,vl); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tumu(mask,merge,op1,vl); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tumu(mask,merge,op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tumu(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tumu(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tumu(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tumu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c new file mode 100644 index 00000000000..62b7d2b2b10 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tumu(mask,merge,op1,31); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tumu(mask,merge,op1,31); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tumu(mask,merge,op1,31); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tumu(mask,merge,op1,31); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tumu(mask,merge,op1,31); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tumu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tumu(mask,merge,op1,31); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tumu(mask,merge,op1,31); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tumu(mask,merge,op1,31); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tumu(mask,merge,op1,31); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tumu(mask,merge,op1,31); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tumu(mask,merge,op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tumu(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tumu(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tumu(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tumu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c new file mode 100644 index 00000000000..be0b074e2d5 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c @@ -0,0 +1,111 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint16mf4_t test___riscv_vzext_vf2_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf4_tumu(mask,merge,op1,32); +} + + +vuint16mf2_t test___riscv_vzext_vf2_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16mf2_tumu(mask,merge,op1,32); +} + + +vuint16m1_t test___riscv_vzext_vf2_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m1_tumu(mask,merge,op1,32); +} + + +vuint16m2_t test___riscv_vzext_vf2_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m2_tumu(mask,merge,op1,32); +} + + +vuint16m4_t test___riscv_vzext_vf2_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,vuint8m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m4_tumu(mask,merge,op1,32); +} + + +vuint16m8_t test___riscv_vzext_vf2_u16m8_tumu(vbool2_t mask,vuint16m8_t merge,vuint8m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u16m8_tumu(mask,merge,op1,32); +} + + +vuint32mf2_t test___riscv_vzext_vf2_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,vuint16mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32mf2_tumu(mask,merge,op1,32); +} + + +vuint32m1_t test___riscv_vzext_vf2_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,vuint16mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m1_tumu(mask,merge,op1,32); +} + + +vuint32m2_t test___riscv_vzext_vf2_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,vuint16m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m2_tumu(mask,merge,op1,32); +} + + +vuint32m4_t test___riscv_vzext_vf2_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,vuint16m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m4_tumu(mask,merge,op1,32); +} + + +vuint32m8_t test___riscv_vzext_vf2_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,vuint16m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u32m8_tumu(mask,merge,op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf2_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,vuint32mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m1_tumu(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf2_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,vuint32m1_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m2_tumu(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf2_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,vuint32m2_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m4_tumu(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf2_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,vuint32m4_t op1,size_t vl) +{ + return __riscv_vzext_vf2_u64m8_tumu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf2\s+v[0-9]+,\s*v[0-9]+,\s*v0.t} 1 } } */