From patchwork Sun Jan 29 15:48:46 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "juzhe.zhong@rivai.ai" X-Patchwork-Id: 50014 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp1791470wrn; Sun, 29 Jan 2023 07:49:53 -0800 (PST) X-Google-Smtp-Source: AK7set9kHdMdoOQo+0HjAUYIvWleZSvAVtOMYYAdMx5sQVmtvYeHJ+yoCcIxS2p2gsA8CIvNvB+J X-Received: by 2002:a17:906:d1d0:b0:878:6df7:ce74 with SMTP id bs16-20020a170906d1d000b008786df7ce74mr12554178ejb.23.1675007393685; Sun, 29 Jan 2023 07:49:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1675007393; cv=none; d=google.com; s=arc-20160816; b=Kxb/w8GaEK2idCAs/iyQAR6y1K0V5XMWk5158E5gfGS24SDRzk25IGgKtGvh+Vf+/u qOJjGVPQzc5ZsHnRKNG2Hfe8kXdxL94AIFT1ruFUfqokKkwwyNrFLHT8k7aShuJQQkTX Wx4vQ84pUQrAEL5gvWg+er7V1e/SaNZ8w/X3eWp02mBwB13oXLTPfgB1IcU/LF8rJflE wOawcXIaxbj/gJNt4Ab6VGSCAHWlm5M/2LXj1UbNOguHa763qqS3CTYtr+opDGGEBRPt wSJBa0MzJYzeVD+USuX/HfI47+v1z6folmAtjJBhbqQuP2RzgZ2czdNBsbcpDh9CmJ+3 cx+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:feedback-id :content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:dmarc-filter:delivered-to; bh=jr1w7X2Ep2erw8mvzVkhlwTl16WglK7kfsEfkbZQPp0=; b=L4TI/ZWnagRhl4rO47KqITzIgaMk8n0JvU6tBVdIoSwpusrWXh3FNagM9qJ3yVxsBa QRSBaP8Bf852GoLt7Niemb/tXk+Gpphl7OYsslYX55AKLg0lvObgEVlw4bXGSnqKa7DG 98VY896giz4s6R54owatNFqaLcxidwEu5Trr2Kf3rXmInp4dDXVFdVSZanvTkmde7Qcc 0PiqH8HZMOOP+LMn0CxgtVUM7R3WgRF+kdhMjwtju3w3a22IoE5OTZv/1t/BIhYiEQhZ fJSLLHuBXoyI9KnOZdePmmzKFhzHtOzajdT3xS52ogkVqkXjl073x46/ZtYAZi6FXfE2 +P5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id cp3-20020a17090793c300b00884b96346c4si3664487ejc.956.2023.01.29.07.49.53 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Jan 2023 07:49:53 -0800 (PST) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org" Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 02E323858C2C for ; Sun, 29 Jan 2023 15:49:52 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbguseast1.qq.com (smtpbguseast1.qq.com [54.204.34.129]) by sourceware.org (Postfix) with ESMTPS id 02FC43858D32 for ; Sun, 29 Jan 2023 15:48:53 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 02FC43858D32 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp87t1675007328t74kkqoc Received: from rios-cad5.localdomain ( [58.60.1.11]) by bizesmtp.qq.com (ESMTP) with id ; Sun, 29 Jan 2023 23:48:47 +0800 (CST) X-QQ-SSF: 01400000002000E0L000B00A0000000 X-QQ-FEAT: D6RqbDSxuq6VbbFs/dz/P51OZPG/0BefdvX5akXb7wEIYcoXCa16ekVW8RCAR 6Fc0vpBNHsjmJXkWB+t8y85WZb3oZbyfJyrUHVmN2ufS5lKNT3SY0R+nrVS7BCWavIkNsdc ZE4P0sQgf9FxWZbkxlr2VU/X1gn00otv3cMPc27uGCCHee6/HEdICs0ofWGb+niMXKCsiOf gjncWutIkydwhW4HEHKj2ECgOyBoBXAyxe7eT1WZ9Qc6yXckxAoIT14SthLhHG6rATDRVGk m37gihEiaH8zYuWNRmrHGlwddd7xSYr4oh5qdo6+0ZDFH2+RGfWxVsW+mBvam2KnnL1K77b tXRuKKGZ2iJ0bMRY7LFB18D3qCB/vpsJCLqKIec4qD5yj/Q02LUrUhtjuVquPorR0VfBMwu lzkmxXgj+WA= X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, palmer@dabbelt.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vloxei32 C API intrinsic testcases Date: Sun, 29 Jan 2023 23:48:46 +0800 Message-Id: <20230129154846.223253-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.3 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-12.6 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1756372552423909187?= X-GMAIL-MSGID: =?utf-8?q?1756372552423909187?= From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/vloxei32_v-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v-3.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_m-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_m-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_m-3.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c: New test. * gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c: New test. --- .../gcc.target/riscv/rvv/base/vloxei32_v-1.c | 307 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vloxei32_v-2.c | 307 ++++++++++++++++++ .../gcc.target/riscv/rvv/base/vloxei32_v-3.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_m-1.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_m-2.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_m-3.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_mu-1.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_mu-2.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_mu-3.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tu-1.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tu-2.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tu-3.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tum-1.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tum-2.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tum-3.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tumu-1.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tumu-2.c | 307 ++++++++++++++++++ .../riscv/rvv/base/vloxei32_v_tumu-3.c | 307 ++++++++++++++++++ 18 files changed, 5526 insertions(+) create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-1.c new file mode 100644 index 00000000000..8d8217483c6 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8(const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8(base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4(const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4(base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2(const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2(base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1(const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1(base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2(const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2(base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4(const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4(base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2(const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2(base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1(const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1(base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2(const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2(base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4(const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4(base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2(const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2(base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1(const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1(base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2(const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2(base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4(const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4(base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8(const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8(base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1(const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1(base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2(const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2(base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4(const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4(base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8(const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8(base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8(const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8(base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4(const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4(base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2(const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2(base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1(const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1(base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2(const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2(base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4(const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4(base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2(const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2(base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1(const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1(base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2(const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2(base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4(const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4(base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2(const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2(base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1(const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1(base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2(const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2(base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4(const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4(base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8(const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8(base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1(const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1(base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2(const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2(base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4(const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4(base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8(const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8(base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2(const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2(base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1(const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1(base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2(const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2(base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4(const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4(base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8(const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8(base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1(const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1(base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2(const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2(base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4(const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4(base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8(const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8(base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-2.c new file mode 100644 index 00000000000..267eb8c5cb9 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8(const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8(base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4(const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4(base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2(const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2(base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1(const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1(base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2(const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2(base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4(const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4(base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2(const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2(base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1(const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1(base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2(const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2(base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4(const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4(base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2(const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2(base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1(const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1(base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2(const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2(base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4(const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4(base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8(const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8(base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1(const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1(base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2(const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2(base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4(const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4(base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8(const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8(base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8(const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8(base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4(const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4(base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2(const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2(base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1(const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1(base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2(const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2(base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4(const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4(base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2(const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2(base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1(const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1(base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2(const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2(base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4(const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4(base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2(const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2(base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1(const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1(base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2(const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2(base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4(const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4(base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8(const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8(base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1(const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1(base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2(const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2(base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4(const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4(base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8(const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8(base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2(const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2(base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1(const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1(base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2(const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2(base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4(const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4(base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8(const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8(base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1(const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1(base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2(const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2(base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4(const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4(base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8(const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8(base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-3.c new file mode 100644 index 00000000000..494fc475839 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8(const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8(base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4(const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4(base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2(const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2(base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1(const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1(base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2(const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2(base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4(const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4(base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2(const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2(base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1(const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1(base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2(const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2(base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4(const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4(base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2(const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2(base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1(const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1(base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2(const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2(base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4(const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4(base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8(const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8(base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1(const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1(base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2(const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2(base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4(const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4(base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8(const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8(base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8(const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8(base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4(const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4(base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2(const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2(base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1(const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1(base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2(const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2(base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4(const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4(base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2(const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2(base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1(const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1(base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2(const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2(base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4(const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4(base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2(const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2(base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1(const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1(base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2(const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2(base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4(const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4(base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8(const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8(base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1(const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1(base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2(const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2(base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4(const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4(base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8(const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8(base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2(const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2(base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1(const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1(base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2(const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2(base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4(const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4(base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8(const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8(base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1(const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1(base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2(const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2(base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4(const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4(base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8(const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8(base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-1.c new file mode 100644 index 00000000000..8d8cd05a93d --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_m(vbool64_t mask,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_m(mask,base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_m(vbool32_t mask,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_m(mask,base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_m(vbool16_t mask,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_m(mask,base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_m(vbool8_t mask,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_m(mask,base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_m(vbool4_t mask,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_m(mask,base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_m(vbool64_t mask,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_m(mask,base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_m(vbool32_t mask,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_m(mask,base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_m(vbool16_t mask,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_m(mask,base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_m(vbool8_t mask,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_m(mask,base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_m(vbool4_t mask,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_m(mask,base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_m(vbool64_t mask,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_m(mask,base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_m(vbool32_t mask,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_m(mask,base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_m(vbool16_t mask,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_m(mask,base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_m(vbool8_t mask,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_m(mask,base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_m(vbool4_t mask,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_m(mask,base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_m(vbool64_t mask,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_m(mask,base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_m(vbool32_t mask,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_m(mask,base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_m(vbool16_t mask,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_m(mask,base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_m(vbool8_t mask,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_m(mask,base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_m(vbool64_t mask,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_m(mask,base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_m(vbool32_t mask,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_m(mask,base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_m(vbool16_t mask,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_m(mask,base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_m(vbool8_t mask,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_m(mask,base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_m(vbool4_t mask,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_m(mask,base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_m(vbool64_t mask,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_m(mask,base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_m(vbool32_t mask,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_m(mask,base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_m(vbool16_t mask,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_m(mask,base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_m(vbool8_t mask,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_m(mask,base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_m(vbool4_t mask,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_m(mask,base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_m(vbool64_t mask,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_m(mask,base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_m(vbool32_t mask,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_m(mask,base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_m(vbool16_t mask,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_m(mask,base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_m(vbool8_t mask,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_m(mask,base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_m(vbool4_t mask,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_m(mask,base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_m(vbool64_t mask,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_m(mask,base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_m(vbool32_t mask,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_m(mask,base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_m(vbool16_t mask,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_m(mask,base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_m(vbool8_t mask,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_m(mask,base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_m(vbool64_t mask,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_m(mask,base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_m(vbool32_t mask,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_m(mask,base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_m(vbool16_t mask,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_m(mask,base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_m(vbool8_t mask,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_m(mask,base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_m(vbool4_t mask,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_m(mask,base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_m(vbool64_t mask,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_m(mask,base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_m(vbool32_t mask,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_m(mask,base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_m(vbool16_t mask,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_m(mask,base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_m(vbool8_t mask,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_m(mask,base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-2.c new file mode 100644 index 00000000000..d5afe33ef6a --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_m(vbool64_t mask,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_m(mask,base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_m(vbool32_t mask,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_m(mask,base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_m(vbool16_t mask,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_m(mask,base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_m(vbool8_t mask,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_m(mask,base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_m(vbool4_t mask,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_m(mask,base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_m(vbool64_t mask,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_m(mask,base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_m(vbool32_t mask,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_m(mask,base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_m(vbool16_t mask,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_m(mask,base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_m(vbool8_t mask,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_m(mask,base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_m(vbool4_t mask,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_m(mask,base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_m(vbool64_t mask,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_m(mask,base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_m(vbool32_t mask,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_m(mask,base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_m(vbool16_t mask,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_m(mask,base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_m(vbool8_t mask,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_m(mask,base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_m(vbool4_t mask,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_m(mask,base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_m(vbool64_t mask,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_m(mask,base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_m(vbool32_t mask,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_m(mask,base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_m(vbool16_t mask,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_m(mask,base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_m(vbool8_t mask,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_m(mask,base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_m(vbool64_t mask,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_m(mask,base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_m(vbool32_t mask,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_m(mask,base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_m(vbool16_t mask,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_m(mask,base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_m(vbool8_t mask,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_m(mask,base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_m(vbool4_t mask,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_m(mask,base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_m(vbool64_t mask,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_m(mask,base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_m(vbool32_t mask,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_m(mask,base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_m(vbool16_t mask,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_m(mask,base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_m(vbool8_t mask,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_m(mask,base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_m(vbool4_t mask,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_m(mask,base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_m(vbool64_t mask,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_m(mask,base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_m(vbool32_t mask,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_m(mask,base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_m(vbool16_t mask,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_m(mask,base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_m(vbool8_t mask,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_m(mask,base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_m(vbool4_t mask,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_m(mask,base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_m(vbool64_t mask,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_m(mask,base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_m(vbool32_t mask,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_m(mask,base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_m(vbool16_t mask,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_m(mask,base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_m(vbool8_t mask,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_m(mask,base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_m(vbool64_t mask,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_m(mask,base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_m(vbool32_t mask,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_m(mask,base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_m(vbool16_t mask,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_m(mask,base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_m(vbool8_t mask,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_m(mask,base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_m(vbool4_t mask,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_m(mask,base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_m(vbool64_t mask,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_m(mask,base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_m(vbool32_t mask,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_m(mask,base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_m(vbool16_t mask,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_m(mask,base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_m(vbool8_t mask,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_m(mask,base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-3.c new file mode 100644 index 00000000000..cc0b5eef2b3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_m-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_m(vbool64_t mask,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_m(mask,base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_m(vbool32_t mask,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_m(mask,base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_m(vbool16_t mask,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_m(mask,base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_m(vbool8_t mask,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_m(mask,base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_m(vbool4_t mask,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_m(mask,base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_m(vbool64_t mask,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_m(mask,base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_m(vbool32_t mask,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_m(mask,base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_m(vbool16_t mask,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_m(mask,base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_m(vbool8_t mask,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_m(mask,base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_m(vbool4_t mask,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_m(mask,base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_m(vbool64_t mask,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_m(mask,base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_m(vbool32_t mask,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_m(mask,base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_m(vbool16_t mask,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_m(mask,base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_m(vbool8_t mask,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_m(mask,base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_m(vbool4_t mask,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_m(mask,base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_m(vbool64_t mask,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_m(mask,base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_m(vbool32_t mask,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_m(mask,base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_m(vbool16_t mask,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_m(mask,base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_m(vbool8_t mask,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_m(mask,base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_m(vbool64_t mask,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_m(mask,base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_m(vbool32_t mask,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_m(mask,base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_m(vbool16_t mask,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_m(mask,base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_m(vbool8_t mask,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_m(mask,base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_m(vbool4_t mask,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_m(mask,base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_m(vbool64_t mask,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_m(mask,base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_m(vbool32_t mask,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_m(mask,base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_m(vbool16_t mask,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_m(mask,base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_m(vbool8_t mask,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_m(mask,base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_m(vbool4_t mask,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_m(mask,base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_m(vbool64_t mask,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_m(mask,base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_m(vbool32_t mask,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_m(mask,base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_m(vbool16_t mask,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_m(mask,base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_m(vbool8_t mask,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_m(mask,base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_m(vbool4_t mask,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_m(mask,base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_m(vbool64_t mask,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_m(mask,base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_m(vbool32_t mask,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_m(mask,base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_m(vbool16_t mask,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_m(mask,base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_m(vbool8_t mask,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_m(mask,base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_m(vbool64_t mask,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_m(mask,base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_m(vbool32_t mask,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_m(mask,base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_m(vbool16_t mask,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_m(mask,base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_m(vbool8_t mask,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_m(mask,base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_m(vbool4_t mask,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_m(mask,base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_m(vbool64_t mask,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_m(mask,base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_m(vbool32_t mask,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_m(mask,base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_m(vbool16_t mask,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_m(mask,base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_m(vbool8_t mask,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_m(mask,base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c new file mode 100644 index 00000000000..d90a30283bb --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_mu(mask,merge,base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_mu(mask,merge,base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_mu(mask,merge,base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_mu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_mu(mask,merge,base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_mu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_mu(mask,merge,base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_mu(mask,merge,base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_mu(mask,merge,base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_mu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_mu(mask,merge,base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_mu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_mu(mask,merge,base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_mu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_mu(mask,merge,base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_mu(mask,merge,base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_mu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_mu(mask,merge,base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_mu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_mu(mask,merge,base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_mu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_mu(mask,merge,base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_mu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_mu(mask,merge,base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_mu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_mu(mask,merge,base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_mu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_mu(mask,merge,base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_mu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_mu(mask,merge,base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_mu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_mu(mask,merge,base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_mu(mask,merge,base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_mu(mask,merge,base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_mu(mask,merge,base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_mu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_mu(mask,merge,base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_mu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_mu(mask,merge,base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_mu(mask,merge,base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_mu(mask,merge,base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_mu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_mu(mask,merge,base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_mu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_mu(mask,merge,base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_mu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_mu(mask,merge,base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_mu(mask,merge,base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_mu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_mu(mask,merge,base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_mu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_mu(mask,merge,base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_mu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_mu(mask,merge,base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_mu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_mu(mask,merge,base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_mu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_mu(mask,merge,base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_mu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_mu(mask,merge,base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_mu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_mu(mask,merge,base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_mu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_mu(mask,merge,base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_mu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_mu(mask,merge,base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_mu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_mu(mask,merge,base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_mu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_mu(mask,merge,base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_mu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_mu(mask,merge,base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_mu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_mu(mask,merge,base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_mu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_mu(mask,merge,base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_mu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_mu(mask,merge,base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_mu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_mu(mask,merge,base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_mu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_mu(mask,merge,base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c new file mode 100644 index 00000000000..2125e268de3 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_mu(mask,merge,base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_mu(mask,merge,base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_mu(mask,merge,base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_mu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_mu(mask,merge,base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_mu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_mu(mask,merge,base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_mu(mask,merge,base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_mu(mask,merge,base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_mu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_mu(mask,merge,base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_mu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_mu(mask,merge,base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_mu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_mu(mask,merge,base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_mu(mask,merge,base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_mu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_mu(mask,merge,base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_mu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_mu(mask,merge,base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_mu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_mu(mask,merge,base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_mu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_mu(mask,merge,base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_mu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_mu(mask,merge,base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_mu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_mu(mask,merge,base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_mu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_mu(mask,merge,base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_mu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_mu(mask,merge,base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_mu(mask,merge,base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_mu(mask,merge,base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_mu(mask,merge,base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_mu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_mu(mask,merge,base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_mu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_mu(mask,merge,base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_mu(mask,merge,base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_mu(mask,merge,base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_mu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_mu(mask,merge,base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_mu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_mu(mask,merge,base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_mu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_mu(mask,merge,base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_mu(mask,merge,base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_mu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_mu(mask,merge,base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_mu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_mu(mask,merge,base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_mu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_mu(mask,merge,base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_mu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_mu(mask,merge,base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_mu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_mu(mask,merge,base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_mu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_mu(mask,merge,base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_mu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_mu(mask,merge,base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_mu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_mu(mask,merge,base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_mu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_mu(mask,merge,base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_mu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_mu(mask,merge,base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_mu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_mu(mask,merge,base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_mu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_mu(mask,merge,base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_mu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_mu(mask,merge,base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_mu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_mu(mask,merge,base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_mu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_mu(mask,merge,base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_mu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_mu(mask,merge,base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_mu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_mu(mask,merge,base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c new file mode 100644 index 00000000000..6a339aaf432 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_mu-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_mu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_mu(mask,merge,base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_mu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_mu(mask,merge,base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_mu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_mu(mask,merge,base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_mu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_mu(mask,merge,base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_mu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_mu(mask,merge,base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_mu(mask,merge,base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_mu(mask,merge,base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_mu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_mu(mask,merge,base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_mu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_mu(mask,merge,base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_mu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_mu(mask,merge,base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_mu(mask,merge,base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_mu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_mu(mask,merge,base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_mu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_mu(mask,merge,base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_mu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_mu(mask,merge,base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_mu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_mu(mask,merge,base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_mu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_mu(mask,merge,base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_mu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_mu(mask,merge,base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_mu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_mu(mask,merge,base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_mu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_mu(mask,merge,base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_mu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_mu(mask,merge,base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_mu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_mu(mask,merge,base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_mu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_mu(mask,merge,base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_mu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_mu(mask,merge,base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_mu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_mu(mask,merge,base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_mu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_mu(mask,merge,base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_mu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_mu(mask,merge,base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_mu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_mu(mask,merge,base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_mu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_mu(mask,merge,base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_mu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_mu(mask,merge,base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_mu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_mu(mask,merge,base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_mu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_mu(mask,merge,base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_mu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_mu(mask,merge,base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_mu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_mu(mask,merge,base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_mu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_mu(mask,merge,base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_mu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_mu(mask,merge,base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_mu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_mu(mask,merge,base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_mu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_mu(mask,merge,base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_mu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_mu(mask,merge,base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_mu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_mu(mask,merge,base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_mu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_mu(mask,merge,base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_mu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_mu(mask,merge,base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_mu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_mu(mask,merge,base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_mu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_mu(mask,merge,base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_mu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_mu(mask,merge,base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_mu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_mu(mask,merge,base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_mu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_mu(mask,merge,base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_mu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_mu(mask,merge,base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c new file mode 100644 index 00000000000..d97b1245c94 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tu(vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tu(merge,base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tu(vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tu(merge,base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tu(vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tu(merge,base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tu(vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tu(merge,base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tu(vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tu(merge,base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tu(vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tu(merge,base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tu(vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tu(merge,base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tu(vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tu(merge,base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tu(vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tu(merge,base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tu(vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tu(merge,base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tu(vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tu(merge,base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tu(vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tu(merge,base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tu(vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tu(merge,base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tu(vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tu(merge,base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tu(vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tu(merge,base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tu(vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tu(merge,base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tu(vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tu(merge,base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tu(vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tu(merge,base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tu(vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tu(merge,base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tu(vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tu(merge,base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tu(vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tu(merge,base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tu(vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tu(merge,base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tu(vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tu(merge,base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tu(vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tu(merge,base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tu(vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tu(merge,base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tu(vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tu(merge,base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tu(vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tu(merge,base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tu(vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tu(merge,base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tu(vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tu(merge,base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tu(vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tu(merge,base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tu(vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tu(merge,base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tu(vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tu(merge,base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tu(vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tu(merge,base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tu(vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tu(merge,base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tu(vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tu(merge,base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tu(vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tu(merge,base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tu(vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tu(merge,base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tu(vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tu(merge,base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tu(vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tu(merge,base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tu(vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tu(merge,base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tu(vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tu(merge,base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tu(vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tu(merge,base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tu(vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tu(merge,base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tu(vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tu(merge,base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tu(vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tu(merge,base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tu(vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tu(merge,base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tu(vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tu(merge,base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c new file mode 100644 index 00000000000..256e6b7245b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tu(vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tu(merge,base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tu(vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tu(merge,base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tu(vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tu(merge,base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tu(vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tu(merge,base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tu(vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tu(merge,base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tu(vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tu(merge,base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tu(vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tu(merge,base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tu(vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tu(merge,base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tu(vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tu(merge,base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tu(vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tu(merge,base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tu(vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tu(merge,base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tu(vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tu(merge,base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tu(vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tu(merge,base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tu(vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tu(merge,base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tu(vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tu(merge,base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tu(vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tu(merge,base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tu(vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tu(merge,base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tu(vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tu(merge,base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tu(vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tu(merge,base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tu(vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tu(merge,base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tu(vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tu(merge,base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tu(vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tu(merge,base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tu(vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tu(merge,base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tu(vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tu(merge,base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tu(vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tu(merge,base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tu(vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tu(merge,base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tu(vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tu(merge,base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tu(vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tu(merge,base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tu(vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tu(merge,base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tu(vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tu(merge,base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tu(vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tu(merge,base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tu(vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tu(merge,base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tu(vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tu(merge,base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tu(vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tu(merge,base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tu(vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tu(merge,base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tu(vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tu(merge,base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tu(vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tu(merge,base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tu(vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tu(merge,base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tu(vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tu(merge,base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tu(vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tu(merge,base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tu(vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tu(merge,base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tu(vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tu(merge,base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tu(vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tu(merge,base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tu(vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tu(merge,base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tu(vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tu(merge,base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tu(vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tu(merge,base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tu(vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tu(merge,base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c new file mode 100644 index 00000000000..0e7c3510625 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tu-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tu(vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tu(merge,base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tu(vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tu(merge,base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tu(vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tu(merge,base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tu(vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tu(merge,base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tu(vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tu(merge,base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tu(vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tu(merge,base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tu(vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tu(merge,base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tu(vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tu(merge,base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tu(vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tu(merge,base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tu(vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tu(merge,base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tu(vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tu(merge,base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tu(vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tu(merge,base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tu(vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tu(merge,base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tu(vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tu(merge,base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tu(vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tu(merge,base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tu(vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tu(merge,base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tu(vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tu(merge,base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tu(vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tu(merge,base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tu(vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tu(merge,base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tu(vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tu(merge,base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tu(vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tu(merge,base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tu(vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tu(merge,base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tu(vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tu(merge,base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tu(vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tu(merge,base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tu(vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tu(merge,base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tu(vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tu(merge,base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tu(vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tu(merge,base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tu(vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tu(merge,base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tu(vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tu(merge,base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tu(vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tu(merge,base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tu(vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tu(merge,base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tu(vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tu(merge,base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tu(vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tu(merge,base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tu(vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tu(merge,base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tu(vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tu(merge,base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tu(vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tu(merge,base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tu(vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tu(merge,base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tu(vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tu(merge,base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tu(vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tu(merge,base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tu(vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tu(merge,base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tu(vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tu(merge,base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tu(vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tu(merge,base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tu(vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tu(merge,base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tu(vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tu(merge,base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tu(vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tu(merge,base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tu(vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tu(merge,base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tu(vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tu(merge,base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c new file mode 100644 index 00000000000..2f585025846 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tum(mask,merge,base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tum(mask,merge,base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tum(mask,merge,base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tum(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tum(mask,merge,base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tum(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tum(mask,merge,base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tum(mask,merge,base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tum(mask,merge,base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tum(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tum(mask,merge,base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tum(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tum(mask,merge,base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tum(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tum(mask,merge,base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tum(mask,merge,base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tum(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tum(mask,merge,base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tum(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tum(mask,merge,base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tum(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tum(mask,merge,base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tum(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tum(mask,merge,base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tum(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tum(mask,merge,base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tum(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tum(mask,merge,base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tum(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tum(mask,merge,base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tum(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tum(mask,merge,base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tum(mask,merge,base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tum(mask,merge,base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tum(mask,merge,base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tum(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tum(mask,merge,base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tum(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tum(mask,merge,base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tum(mask,merge,base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tum(mask,merge,base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tum(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tum(mask,merge,base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tum(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tum(mask,merge,base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tum(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tum(mask,merge,base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tum(mask,merge,base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tum(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tum(mask,merge,base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tum(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tum(mask,merge,base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tum(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tum(mask,merge,base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tum(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tum(mask,merge,base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tum(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tum(mask,merge,base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tum(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tum(mask,merge,base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tum(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tum(mask,merge,base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tum(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tum(mask,merge,base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tum(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tum(mask,merge,base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tum(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tum(mask,merge,base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tum(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tum(mask,merge,base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tum(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tum(mask,merge,base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tum(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tum(mask,merge,base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tum(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tum(mask,merge,base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tum(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tum(mask,merge,base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tum(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tum(mask,merge,base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tum(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tum(mask,merge,base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c new file mode 100644 index 00000000000..930a466380b --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tum(mask,merge,base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tum(mask,merge,base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tum(mask,merge,base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tum(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tum(mask,merge,base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tum(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tum(mask,merge,base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tum(mask,merge,base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tum(mask,merge,base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tum(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tum(mask,merge,base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tum(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tum(mask,merge,base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tum(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tum(mask,merge,base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tum(mask,merge,base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tum(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tum(mask,merge,base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tum(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tum(mask,merge,base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tum(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tum(mask,merge,base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tum(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tum(mask,merge,base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tum(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tum(mask,merge,base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tum(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tum(mask,merge,base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tum(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tum(mask,merge,base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tum(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tum(mask,merge,base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tum(mask,merge,base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tum(mask,merge,base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tum(mask,merge,base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tum(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tum(mask,merge,base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tum(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tum(mask,merge,base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tum(mask,merge,base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tum(mask,merge,base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tum(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tum(mask,merge,base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tum(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tum(mask,merge,base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tum(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tum(mask,merge,base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tum(mask,merge,base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tum(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tum(mask,merge,base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tum(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tum(mask,merge,base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tum(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tum(mask,merge,base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tum(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tum(mask,merge,base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tum(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tum(mask,merge,base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tum(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tum(mask,merge,base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tum(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tum(mask,merge,base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tum(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tum(mask,merge,base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tum(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tum(mask,merge,base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tum(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tum(mask,merge,base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tum(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tum(mask,merge,base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tum(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tum(mask,merge,base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tum(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tum(mask,merge,base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tum(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tum(mask,merge,base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tum(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tum(mask,merge,base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tum(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tum(mask,merge,base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tum(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tum(mask,merge,base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c new file mode 100644 index 00000000000..5db55e17408 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tum-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tum(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tum(mask,merge,base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tum(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tum(mask,merge,base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tum(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tum(mask,merge,base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tum(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tum(mask,merge,base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tum(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tum(mask,merge,base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tum(mask,merge,base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tum(mask,merge,base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tum(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tum(mask,merge,base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tum(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tum(mask,merge,base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tum(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tum(mask,merge,base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tum(mask,merge,base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tum(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tum(mask,merge,base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tum(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tum(mask,merge,base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tum(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tum(mask,merge,base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tum(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tum(mask,merge,base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tum(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tum(mask,merge,base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tum(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tum(mask,merge,base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tum(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tum(mask,merge,base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tum(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tum(mask,merge,base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tum(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tum(mask,merge,base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tum(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tum(mask,merge,base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tum(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tum(mask,merge,base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tum(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tum(mask,merge,base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tum(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tum(mask,merge,base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tum(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tum(mask,merge,base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tum(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tum(mask,merge,base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tum(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tum(mask,merge,base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tum(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tum(mask,merge,base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tum(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tum(mask,merge,base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tum(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tum(mask,merge,base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tum(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tum(mask,merge,base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tum(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tum(mask,merge,base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tum(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tum(mask,merge,base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tum(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tum(mask,merge,base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tum(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tum(mask,merge,base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tum(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tum(mask,merge,base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tum(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tum(mask,merge,base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tum(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tum(mask,merge,base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tum(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tum(mask,merge,base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tum(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tum(mask,merge,base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tum(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tum(mask,merge,base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tum(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tum(mask,merge,base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tum(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tum(mask,merge,base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tum(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tum(mask,merge,base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tum(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tum(mask,merge,base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tum(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tum(mask,merge,base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tum(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tum(mask,merge,base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c new file mode 100644 index 00000000000..111b48b5374 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-1.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tumu(mask,merge,base,bindex,vl); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tumu(mask,merge,base,bindex,vl); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tumu(mask,merge,base,bindex,vl); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tumu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tumu(mask,merge,base,bindex,vl); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tumu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tumu(mask,merge,base,bindex,vl); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tumu(mask,merge,base,bindex,vl); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tumu(mask,merge,base,bindex,vl); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tumu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tumu(mask,merge,base,bindex,vl); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tumu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tumu(mask,merge,base,bindex,vl); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tumu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tumu(mask,merge,base,bindex,vl); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tumu(mask,merge,base,bindex,vl); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tumu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tumu(mask,merge,base,bindex,vl); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tumu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tumu(mask,merge,base,bindex,vl); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tumu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tumu(mask,merge,base,bindex,vl); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tumu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tumu(mask,merge,base,bindex,vl); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tumu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tumu(mask,merge,base,bindex,vl); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tumu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tumu(mask,merge,base,bindex,vl); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tumu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tumu(mask,merge,base,bindex,vl); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tumu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tumu(mask,merge,base,bindex,vl); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tumu(mask,merge,base,bindex,vl); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tumu(mask,merge,base,bindex,vl); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tumu(mask,merge,base,bindex,vl); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tumu(mask,merge,base,bindex,vl); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tumu(mask,merge,base,bindex,vl); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tumu(mask,merge,base,bindex,vl); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tumu(mask,merge,base,bindex,vl); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tumu(mask,merge,base,bindex,vl); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tumu(mask,merge,base,bindex,vl); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tumu(mask,merge,base,bindex,vl); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tumu(mask,merge,base,bindex,vl); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tumu(mask,merge,base,bindex,vl); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tumu(mask,merge,base,bindex,vl); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tumu(mask,merge,base,bindex,vl); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tumu(mask,merge,base,bindex,vl); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tumu(mask,merge,base,bindex,vl); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tumu(mask,merge,base,bindex,vl); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tumu(mask,merge,base,bindex,vl); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tumu(mask,merge,base,bindex,vl); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tumu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tumu(mask,merge,base,bindex,vl); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tumu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tumu(mask,merge,base,bindex,vl); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tumu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tumu(mask,merge,base,bindex,vl); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tumu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tumu(mask,merge,base,bindex,vl); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tumu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tumu(mask,merge,base,bindex,vl); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tumu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tumu(mask,merge,base,bindex,vl); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tumu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tumu(mask,merge,base,bindex,vl); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tumu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tumu(mask,merge,base,bindex,vl); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tumu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tumu(mask,merge,base,bindex,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c new file mode 100644 index 00000000000..cbe677aa27f --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-2.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tumu(mask,merge,base,bindex,31); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tumu(mask,merge,base,bindex,31); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tumu(mask,merge,base,bindex,31); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tumu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tumu(mask,merge,base,bindex,31); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tumu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tumu(mask,merge,base,bindex,31); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tumu(mask,merge,base,bindex,31); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tumu(mask,merge,base,bindex,31); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tumu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tumu(mask,merge,base,bindex,31); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tumu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tumu(mask,merge,base,bindex,31); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tumu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tumu(mask,merge,base,bindex,31); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tumu(mask,merge,base,bindex,31); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tumu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tumu(mask,merge,base,bindex,31); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tumu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tumu(mask,merge,base,bindex,31); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tumu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tumu(mask,merge,base,bindex,31); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tumu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tumu(mask,merge,base,bindex,31); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tumu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tumu(mask,merge,base,bindex,31); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tumu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tumu(mask,merge,base,bindex,31); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tumu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tumu(mask,merge,base,bindex,31); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tumu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tumu(mask,merge,base,bindex,31); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tumu(mask,merge,base,bindex,31); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tumu(mask,merge,base,bindex,31); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tumu(mask,merge,base,bindex,31); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tumu(mask,merge,base,bindex,31); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tumu(mask,merge,base,bindex,31); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tumu(mask,merge,base,bindex,31); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tumu(mask,merge,base,bindex,31); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tumu(mask,merge,base,bindex,31); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tumu(mask,merge,base,bindex,31); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tumu(mask,merge,base,bindex,31); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tumu(mask,merge,base,bindex,31); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tumu(mask,merge,base,bindex,31); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tumu(mask,merge,base,bindex,31); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tumu(mask,merge,base,bindex,31); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tumu(mask,merge,base,bindex,31); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tumu(mask,merge,base,bindex,31); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tumu(mask,merge,base,bindex,31); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tumu(mask,merge,base,bindex,31); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tumu(mask,merge,base,bindex,31); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tumu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tumu(mask,merge,base,bindex,31); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tumu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tumu(mask,merge,base,bindex,31); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tumu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tumu(mask,merge,base,bindex,31); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tumu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tumu(mask,merge,base,bindex,31); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tumu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tumu(mask,merge,base,bindex,31); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tumu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tumu(mask,merge,base,bindex,31); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tumu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tumu(mask,merge,base,bindex,31); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tumu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tumu(mask,merge,base,bindex,31); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tumu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tumu(mask,merge,base,bindex,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c new file mode 100644 index 00000000000..7591b4403d0 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vloxei32_v_tumu-3.c @@ -0,0 +1,307 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vint8mf8_t test___riscv_vloxei32_v_i8mf8_tumu(vbool64_t mask,vint8mf8_t merge,const int8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf8_tumu(mask,merge,base,bindex,32); +} + + +vint8mf4_t test___riscv_vloxei32_v_i8mf4_tumu(vbool32_t mask,vint8mf4_t merge,const int8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf4_tumu(mask,merge,base,bindex,32); +} + + +vint8mf2_t test___riscv_vloxei32_v_i8mf2_tumu(vbool16_t mask,vint8mf2_t merge,const int8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8mf2_tumu(mask,merge,base,bindex,32); +} + + +vint8m1_t test___riscv_vloxei32_v_i8m1_tumu(vbool8_t mask,vint8m1_t merge,const int8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m1_tumu(mask,merge,base,bindex,32); +} + + +vint8m2_t test___riscv_vloxei32_v_i8m2_tumu(vbool4_t mask,vint8m2_t merge,const int8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i8m2_tumu(mask,merge,base,bindex,32); +} + + +vint16mf4_t test___riscv_vloxei32_v_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,const int16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf4_tumu(mask,merge,base,bindex,32); +} + + +vint16mf2_t test___riscv_vloxei32_v_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,const int16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16mf2_tumu(mask,merge,base,bindex,32); +} + + +vint16m1_t test___riscv_vloxei32_v_i16m1_tumu(vbool16_t mask,vint16m1_t merge,const int16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m1_tumu(mask,merge,base,bindex,32); +} + + +vint16m2_t test___riscv_vloxei32_v_i16m2_tumu(vbool8_t mask,vint16m2_t merge,const int16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m2_tumu(mask,merge,base,bindex,32); +} + + +vint16m4_t test___riscv_vloxei32_v_i16m4_tumu(vbool4_t mask,vint16m4_t merge,const int16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i16m4_tumu(mask,merge,base,bindex,32); +} + + +vint32mf2_t test___riscv_vloxei32_v_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,const int32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32mf2_tumu(mask,merge,base,bindex,32); +} + + +vint32m1_t test___riscv_vloxei32_v_i32m1_tumu(vbool32_t mask,vint32m1_t merge,const int32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m1_tumu(mask,merge,base,bindex,32); +} + + +vint32m2_t test___riscv_vloxei32_v_i32m2_tumu(vbool16_t mask,vint32m2_t merge,const int32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m2_tumu(mask,merge,base,bindex,32); +} + + +vint32m4_t test___riscv_vloxei32_v_i32m4_tumu(vbool8_t mask,vint32m4_t merge,const int32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m4_tumu(mask,merge,base,bindex,32); +} + + +vint32m8_t test___riscv_vloxei32_v_i32m8_tumu(vbool4_t mask,vint32m8_t merge,const int32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i32m8_tumu(mask,merge,base,bindex,32); +} + + +vint64m1_t test___riscv_vloxei32_v_i64m1_tumu(vbool64_t mask,vint64m1_t merge,const int64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m1_tumu(mask,merge,base,bindex,32); +} + + +vint64m2_t test___riscv_vloxei32_v_i64m2_tumu(vbool32_t mask,vint64m2_t merge,const int64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m2_tumu(mask,merge,base,bindex,32); +} + + +vint64m4_t test___riscv_vloxei32_v_i64m4_tumu(vbool16_t mask,vint64m4_t merge,const int64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m4_tumu(mask,merge,base,bindex,32); +} + + +vint64m8_t test___riscv_vloxei32_v_i64m8_tumu(vbool8_t mask,vint64m8_t merge,const int64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_i64m8_tumu(mask,merge,base,bindex,32); +} + + +vuint8mf8_t test___riscv_vloxei32_v_u8mf8_tumu(vbool64_t mask,vuint8mf8_t merge,const uint8_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf8_tumu(mask,merge,base,bindex,32); +} + + +vuint8mf4_t test___riscv_vloxei32_v_u8mf4_tumu(vbool32_t mask,vuint8mf4_t merge,const uint8_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf4_tumu(mask,merge,base,bindex,32); +} + + +vuint8mf2_t test___riscv_vloxei32_v_u8mf2_tumu(vbool16_t mask,vuint8mf2_t merge,const uint8_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8mf2_tumu(mask,merge,base,bindex,32); +} + + +vuint8m1_t test___riscv_vloxei32_v_u8m1_tumu(vbool8_t mask,vuint8m1_t merge,const uint8_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m1_tumu(mask,merge,base,bindex,32); +} + + +vuint8m2_t test___riscv_vloxei32_v_u8m2_tumu(vbool4_t mask,vuint8m2_t merge,const uint8_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u8m2_tumu(mask,merge,base,bindex,32); +} + + +vuint16mf4_t test___riscv_vloxei32_v_u16mf4_tumu(vbool64_t mask,vuint16mf4_t merge,const uint16_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf4_tumu(mask,merge,base,bindex,32); +} + + +vuint16mf2_t test___riscv_vloxei32_v_u16mf2_tumu(vbool32_t mask,vuint16mf2_t merge,const uint16_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16mf2_tumu(mask,merge,base,bindex,32); +} + + +vuint16m1_t test___riscv_vloxei32_v_u16m1_tumu(vbool16_t mask,vuint16m1_t merge,const uint16_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m1_tumu(mask,merge,base,bindex,32); +} + + +vuint16m2_t test___riscv_vloxei32_v_u16m2_tumu(vbool8_t mask,vuint16m2_t merge,const uint16_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m2_tumu(mask,merge,base,bindex,32); +} + + +vuint16m4_t test___riscv_vloxei32_v_u16m4_tumu(vbool4_t mask,vuint16m4_t merge,const uint16_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u16m4_tumu(mask,merge,base,bindex,32); +} + + +vuint32mf2_t test___riscv_vloxei32_v_u32mf2_tumu(vbool64_t mask,vuint32mf2_t merge,const uint32_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32mf2_tumu(mask,merge,base,bindex,32); +} + + +vuint32m1_t test___riscv_vloxei32_v_u32m1_tumu(vbool32_t mask,vuint32m1_t merge,const uint32_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m1_tumu(mask,merge,base,bindex,32); +} + + +vuint32m2_t test___riscv_vloxei32_v_u32m2_tumu(vbool16_t mask,vuint32m2_t merge,const uint32_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m2_tumu(mask,merge,base,bindex,32); +} + + +vuint32m4_t test___riscv_vloxei32_v_u32m4_tumu(vbool8_t mask,vuint32m4_t merge,const uint32_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m4_tumu(mask,merge,base,bindex,32); +} + + +vuint32m8_t test___riscv_vloxei32_v_u32m8_tumu(vbool4_t mask,vuint32m8_t merge,const uint32_t* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u32m8_tumu(mask,merge,base,bindex,32); +} + + +vuint64m1_t test___riscv_vloxei32_v_u64m1_tumu(vbool64_t mask,vuint64m1_t merge,const uint64_t* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m1_tumu(mask,merge,base,bindex,32); +} + + +vuint64m2_t test___riscv_vloxei32_v_u64m2_tumu(vbool32_t mask,vuint64m2_t merge,const uint64_t* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m2_tumu(mask,merge,base,bindex,32); +} + + +vuint64m4_t test___riscv_vloxei32_v_u64m4_tumu(vbool16_t mask,vuint64m4_t merge,const uint64_t* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m4_tumu(mask,merge,base,bindex,32); +} + + +vuint64m8_t test___riscv_vloxei32_v_u64m8_tumu(vbool8_t mask,vuint64m8_t merge,const uint64_t* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_u64m8_tumu(mask,merge,base,bindex,32); +} + + +vfloat32mf2_t test___riscv_vloxei32_v_f32mf2_tumu(vbool64_t mask,vfloat32mf2_t merge,const float* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32mf2_tumu(mask,merge,base,bindex,32); +} + + +vfloat32m1_t test___riscv_vloxei32_v_f32m1_tumu(vbool32_t mask,vfloat32m1_t merge,const float* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m1_tumu(mask,merge,base,bindex,32); +} + + +vfloat32m2_t test___riscv_vloxei32_v_f32m2_tumu(vbool16_t mask,vfloat32m2_t merge,const float* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m2_tumu(mask,merge,base,bindex,32); +} + + +vfloat32m4_t test___riscv_vloxei32_v_f32m4_tumu(vbool8_t mask,vfloat32m4_t merge,const float* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m4_tumu(mask,merge,base,bindex,32); +} + + +vfloat32m8_t test___riscv_vloxei32_v_f32m8_tumu(vbool4_t mask,vfloat32m8_t merge,const float* base,vuint32m8_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f32m8_tumu(mask,merge,base,bindex,32); +} + + +vfloat64m1_t test___riscv_vloxei32_v_f64m1_tumu(vbool64_t mask,vfloat64m1_t merge,const double* base,vuint32mf2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m1_tumu(mask,merge,base,bindex,32); +} + + +vfloat64m2_t test___riscv_vloxei32_v_f64m2_tumu(vbool32_t mask,vfloat64m2_t merge,const double* base,vuint32m1_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m2_tumu(mask,merge,base,bindex,32); +} + + +vfloat64m4_t test___riscv_vloxei32_v_f64m4_tumu(vbool16_t mask,vfloat64m4_t merge,const double* base,vuint32m2_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m4_tumu(mask,merge,base,bindex,32); +} + + +vfloat64m8_t test___riscv_vloxei32_v_f64m8_tumu(vbool8_t mask,vfloat64m8_t merge,const double* base,vuint32m4_t bindex,size_t vl) +{ + return __riscv_vloxei32_v_f64m8_tumu(mask,merge,base,bindex,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vloxei32\.v\s+v[0-9]+,\s*0?\([a-x0-9]+\),\s*v[0-9]+,\s*v0.t} 3 } } */