From patchwork Fri Jul 29 08:12:55 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andreas Krebbel X-Patchwork-Id: 299 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:6a10:b5d6:b0:2b9:3548:2db5 with SMTP id v22csp680908pxt; Fri, 29 Jul 2022 01:13:46 -0700 (PDT) X-Google-Smtp-Source: AGRyM1v6FWFuSenkRaiuDffjEhwaWOITNxzHcVFJQFQFtukwlMqj434aJCqfVg9Lyf0jZv1TTwYo X-Received: by 2002:a05:6402:f12:b0:43c:a70d:ee6 with SMTP id i18-20020a0564020f1200b0043ca70d0ee6mr2362356eda.316.1659082426268; Fri, 29 Jul 2022 01:13:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659082426; cv=none; d=google.com; s=arc-20160816; b=ddwh0CncFenSeNGPCiWmLko5+smOYiX+HYmgnjmUhUGNfBLrlTGSiEElcBcqL+aLkG ph9p4MMyPNbUa1q4EW1IU90OKczYJPLsiOdmhC7AGmvnkg6NS2XS6FIGMuZHEsoilOa4 CjMToEHGjUUGSiFv/UJfX7qe3vcohQSpBztuZ1W9pAx/vbUbXNYpW8uK21X9recf2dxg D8E7mFwBbmbvgR0YRUZVXgrICxDuie6rwOwMcBeINTb4IFRPQNSsoh0LmZZudn7RlF5G x9oIRn2g5x3IXB/dyRpry6NmuJbtIoP83UWzq+bBqvOywF1i2vE5IUZ/c+JFBy795xnL sPwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post :list-archive:list-unsubscribe:list-id:precedence :content-transfer-encoding:mime-version:message-id:date:subject:to :dmarc-filter:delivered-to:dkim-signature:dkim-filter; bh=xKWbymQP/BA6G+cgBL9rjKUGtJvd0BhvIT7ajIRDgMI=; b=poJ2LLbf5oY2lUYjwlRFOoxwxxoUqEWv0I5jKbK0zjFfmn4AxJH5RDB47xktxYCqDx 3f3lucHZJdVDOxU3qLu8iYS7agPmYBuQgkZYIQc8a2VxVS/rrjHNw4u0wudjUOeFHPtP 4O9RMF8kLEi7YBvZjolOgEcCbze/wIylhQE9zUx5tUJWQW5eToIdWUnyG6YSuG+UN57E dvb1v0cKB1aeXfgb9aCurDQ8kX1+KLPtofR4vbslLgxk/wKpf1tYNKHjlMLmB9UVtaaL teJ15U/vHP5V/idjkazAC2RUQIvhYCUG01XuqdaP7WFx9Wl3G5FExhYCHNRnSlU+bCP0 8zJQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=iQzBbNp7; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id zo6-20020a170906ff4600b0072f48ca37d2si2451784ejb.442.2022.07.29.01.13.45 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 29 Jul 2022 01:13:46 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=iQzBbNp7; spf=pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id C3F1C3857C4C for ; Fri, 29 Jul 2022 08:13:44 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org C3F1C3857C4C DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1659082424; bh=xKWbymQP/BA6G+cgBL9rjKUGtJvd0BhvIT7ajIRDgMI=; h=To:Subject:Date:List-Id:List-Unsubscribe:List-Archive:List-Post: List-Help:List-Subscribe:From:Reply-To:From; b=iQzBbNp7NSSrMRvT8cHT3FchmXstsbG4DGRV/yFIMnd23NPKn8MlNpFbvH/lQX5vl ujjzxjsiTgc5ZXtBZzLR2/Ujd0s3IpARL4Ujrkpuofl0TUD3aCfajYgdUiltwkeqxp 1ULKGbHeTOuAlf06x+NyywNDH4/0JlyRv16EvqDU= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mx0b-001b2d01.pphosted.com (mx0b-001b2d01.pphosted.com [148.163.158.5]) by sourceware.org (Postfix) with ESMTPS id 165493858D39 for ; Fri, 29 Jul 2022 08:13:01 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 165493858D39 Received: from pps.filterd (m0098421.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.17.1.5/8.17.1.5) with ESMTP id 26T7wO3D008423 for ; Fri, 29 Jul 2022 08:13:00 GMT Received: from ppma06fra.de.ibm.com (48.49.7a9f.ip4.static.sl-reverse.com [159.122.73.72]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 3hmbmmrg1t-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Fri, 29 Jul 2022 08:13:00 +0000 Received: from pps.filterd (ppma06fra.de.ibm.com [127.0.0.1]) by ppma06fra.de.ibm.com (8.16.1.2/8.16.1.2) with SMTP id 26T860Dr014522 for ; Fri, 29 Jul 2022 08:12:58 GMT Received: from b06avi18626390.portsmouth.uk.ibm.com (b06avi18626390.portsmouth.uk.ibm.com [9.149.26.192]) by ppma06fra.de.ibm.com with ESMTP id 3hg98fjk3n-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Fri, 29 Jul 2022 08:12:58 +0000 Received: from d06av26.portsmouth.uk.ibm.com (d06av26.portsmouth.uk.ibm.com [9.149.105.62]) by b06avi18626390.portsmouth.uk.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 26T8ApYQ34210136 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK) for ; Fri, 29 Jul 2022 08:10:51 GMT Received: from d06av26.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id E34F0AE045 for ; Fri, 29 Jul 2022 08:12:55 +0000 (GMT) Received: from d06av26.portsmouth.uk.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id B60F6AE057 for ; Fri, 29 Jul 2022 08:12:55 +0000 (GMT) Received: from li-ecc9ffcc-3485-11b2-a85c-e633c5126265.fritz.box (unknown [9.171.54.52]) by d06av26.portsmouth.uk.ibm.com (Postfix) with ESMTP for ; Fri, 29 Jul 2022 08:12:55 +0000 (GMT) To: gcc-patches@gcc.gnu.org Subject: [PATCH 1/1] PR 106101: IBM zSystems: Fix strict_low_part problem Date: Fri, 29 Jul 2022 10:12:55 +0200 Message-Id: <20220729081255.16707-1-krebbel@linux.ibm.com> X-Mailer: git-send-email 2.35.3 MIME-Version: 1.0 X-TM-AS-GCONF: 00 X-Proofpoint-ORIG-GUID: zfvynRCMOTOJL4Rwy11f01aMj5nm63BQ X-Proofpoint-GUID: zfvynRCMOTOJL4Rwy11f01aMj5nm63BQ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.883,Hydra:6.0.517,FMLib:17.11.122.1 definitions=2022-07-28_06,2022-07-28_02,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 impostorscore=0 phishscore=0 malwarescore=0 bulkscore=0 mlxlogscore=943 mlxscore=0 adultscore=0 suspectscore=0 priorityscore=1501 spamscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2206140000 definitions=main-2207290032 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Andreas Krebbel via Gcc-patches From: Andreas Krebbel Reply-To: Andreas Krebbel Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1739674014219036584?= X-GMAIL-MSGID: =?utf-8?q?1739674014219036584?= This avoids generating illegal (strict_low_part (reg ...)) RTXs. This required two changes: 1. Do not use gen_lowpart to generate the inner expression of a STRICT_LOW_PART. gen_lowpart might fold the SUBREG either because there is already a paradoxical subreg or because it can directly be applied to the register. A new wrapper function makes sure that we always end up having an actual SUBREG. 2. Change the movstrict patterns to enforce a SUBREG as inner operand of the STRICT_LOW_PARTs. The new predicate introduced for the destination operand requires a SUBREG expression with a register_operand as inner operand. However, since reload strips away the majority of the SUBREGs we have to accept single registers as well once we reach reload. Bootstrapped and regression tested on IBM zSystems 64 bit. gcc/ChangeLog: PR target/106101 * config/s390/predicates.md (subreg_register_operand): New predicate. * config/s390/s390-protos.h (s390_gen_lowpart_subreg): New function prototype. * config/s390/s390.cc (s390_gen_lowpart_subreg): New function. (s390_expand_insv): Use s390_gen_lowpart_subreg instead of gen_lowpart. * config/s390/s390.md ("*get_tp_64", "*zero_extendhisi2_31") ("*zero_extendqisi2_31", "*zero_extendqihi2_31"): Likewise. ("movstrictqi", "movstricthi", "movstrictsi"): Use the subreg_register_operand predicate instead of register_operand. gcc/testsuite/ChangeLog: PR target/106101 * gcc.c-torture/compile/pr106101.c: New test. --- gcc/config/s390/predicates.md | 12 ++++ gcc/config/s390/s390-protos.h | 1 + gcc/config/s390/s390.cc | 27 +++++++- gcc/config/s390/s390.md | 36 +++++------ .../gcc.c-torture/compile/pr106101.c | 62 +++++++++++++++++++ 5 files changed, 116 insertions(+), 22 deletions(-) create mode 100644 gcc/testsuite/gcc.c-torture/compile/pr106101.c diff --git a/gcc/config/s390/predicates.md b/gcc/config/s390/predicates.md index 33194d3f3d6..430cf6edfd6 100644 --- a/gcc/config/s390/predicates.md +++ b/gcc/config/s390/predicates.md @@ -594,3 +594,15 @@ (define_predicate "addv_const_operand" (and (match_code "const_int") (match_test "INTVAL (op) >= -32768 && INTVAL (op) <= 32767"))) + +; Match (subreg (reg ...)) operands. +; Used for movstrict destination operands +; When replacing pseudos with hard regs reload strips away the +; subregs. Accept also plain registers then to prevent the insn from +; becoming unrecognizable. +(define_predicate "subreg_register_operand" + (ior (and (match_code "subreg") + (match_test "register_operand (SUBREG_REG (op), GET_MODE (SUBREG_REG (op)))")) + (and (match_code "reg") + (match_test "reload_completed || reload_in_progress") + (match_test "register_operand (op, GET_MODE (op))")))) diff --git a/gcc/config/s390/s390-protos.h b/gcc/config/s390/s390-protos.h index fd4acaae44a..765d843a418 100644 --- a/gcc/config/s390/s390-protos.h +++ b/gcc/config/s390/s390-protos.h @@ -50,6 +50,7 @@ extern void s390_set_has_landing_pad_p (bool); extern bool s390_hard_regno_rename_ok (unsigned int, unsigned int); extern int s390_class_max_nregs (enum reg_class, machine_mode); extern bool s390_return_addr_from_memory(void); +extern rtx s390_gen_lowpart_subreg (machine_mode, rtx); extern bool s390_fma_allowed_p (machine_mode); #if S390_USE_TARGET_ATTRIBUTE extern tree s390_valid_target_attribute_tree (tree args, diff --git a/gcc/config/s390/s390.cc b/gcc/config/s390/s390.cc index 5aaf76a9490..5e06bf9350c 100644 --- a/gcc/config/s390/s390.cc +++ b/gcc/config/s390/s390.cc @@ -458,6 +458,31 @@ s390_return_addr_from_memory () return cfun_gpr_save_slot(RETURN_REGNUM) == SAVE_SLOT_STACK; } +/* Generate a SUBREG for the MODE lowpart of EXPR. + + In contrast to gen_lowpart it will always return a SUBREG + expression. This is useful to generate STRICT_LOW_PART + expressions. */ +rtx +s390_gen_lowpart_subreg (machine_mode mode, rtx expr) +{ + rtx lowpart = gen_lowpart (mode, expr); + + /* There might be no SUBREG in case it could be applied to the hard + REG rtx or it could be folded with a paradoxical subreg. Bring + it back. */ + if (!SUBREG_P (lowpart)) + { + machine_mode reg_mode = TARGET_ZARCH ? DImode : SImode; + gcc_assert (REG_P (lowpart)); + lowpart = gen_lowpart_SUBREG (mode, + gen_rtx_REG (reg_mode, + REGNO (lowpart))); + } + + return lowpart; +} + /* Return nonzero if it's OK to use fused multiply-add for MODE. */ bool s390_fma_allowed_p (machine_mode mode) @@ -6520,7 +6545,7 @@ s390_expand_insv (rtx dest, rtx op1, rtx op2, rtx src) /* Emit a strict_low_part pattern if possible. */ if (smode_bsize == bitsize && bitpos == mode_bsize - smode_bsize) { - rtx low_dest = gen_lowpart (smode, dest); + rtx low_dest = s390_gen_lowpart_subreg (smode, dest); rtx low_src = gen_lowpart (smode, src); switch (smode) diff --git a/gcc/config/s390/s390.md b/gcc/config/s390/s390.md index 55c0064bba8..aaa247d7612 100644 --- a/gcc/config/s390/s390.md +++ b/gcc/config/s390/s390.md @@ -1971,11 +1971,12 @@ "TARGET_ZARCH" "#" "&& reload_completed" - [(set (match_dup 2) (match_dup 3)) + [(set (match_dup 2) (match_dup 4)) (set (match_dup 0) (ashift:DI (match_dup 0) (const_int 32))) - (set (strict_low_part (match_dup 2)) (match_dup 4))] + (set (strict_low_part (match_dup 3)) (match_dup 5))] "operands[2] = gen_lowpart (SImode, operands[0]); - s390_split_access_reg (operands[1], &operands[4], &operands[3]);") + operands[3] = s390_gen_lowpart_subreg (SImode, operands[0]); + s390_split_access_reg (operands[1], &operands[5], &operands[4]);") ; Splitters for storing TLS pointer to %a0:DI. @@ -2522,13 +2523,14 @@ [(set (match_dup 0) (match_dup 2))] "operands[2] = get_pool_constant (operands[1]);") + ; -; movstrictqi instruction pattern(s). +; movstrict instruction pattern(s). ; (define_insn "movstrictqi" - [(set (strict_low_part (match_operand:QI 0 "register_operand" "+d,d")) - (match_operand:QI 1 "memory_operand" "R,T"))] + [(set (strict_low_part (match_operand:QI 0 "subreg_register_operand" "+d,d")) + (match_operand:QI 1 "memory_operand" "R,T"))] "" "@ ic\t%0,%1 @@ -2537,13 +2539,9 @@ (set_attr "cpu_facility" "*,longdisp") (set_attr "z10prop" "z10_super_E1,z10_super_E1")]) -; -; movstricthi instruction pattern(s). -; - (define_insn "movstricthi" - [(set (strict_low_part (match_operand:HI 0 "register_operand" "+d,d")) - (match_operand:HI 1 "memory_operand" "Q,S")) + [(set (strict_low_part (match_operand:HI 0 "subreg_register_operand" "+d,d")) + (match_operand:HI 1 "memory_operand" "Q,S")) (clobber (reg:CC CC_REGNUM))] "" "@ @@ -2553,13 +2551,9 @@ (set_attr "cpu_facility" "*,longdisp") (set_attr "z10prop" "z10_super_E1,z10_super_E1")]) -; -; movstrictsi instruction pattern(s). -; - (define_insn "movstrictsi" - [(set (strict_low_part (match_operand:SI 0 "register_operand" "+d,d,d,d")) - (match_operand:SI 1 "general_operand" "d,R,T,t"))] + [(set (strict_low_part (match_operand:SI 0 "subreg_register_operand" "+d,d,d,d")) + (match_operand:SI 1 "general_operand" "d,R,T,t"))] "TARGET_ZARCH" "@ lr\t%0,%1 @@ -5019,7 +5013,7 @@ (parallel [(set (strict_low_part (match_dup 2)) (match_dup 1)) (clobber (reg:CC CC_REGNUM))])] - "operands[2] = gen_lowpart (HImode, operands[0]);") + "operands[2] = s390_gen_lowpart_subreg (HImode, operands[0]);") (define_insn_and_split "*zero_extendqisi2_31" [(set (match_operand:SI 0 "register_operand" "=&d") @@ -5029,7 +5023,7 @@ "&& reload_completed" [(set (match_dup 0) (const_int 0)) (set (strict_low_part (match_dup 2)) (match_dup 1))] - "operands[2] = gen_lowpart (QImode, operands[0]);") + "operands[2] = s390_gen_lowpart_subreg (QImode, operands[0]);") ; ; zero_extendqihi2 instruction pattern(s). @@ -5061,7 +5055,7 @@ "&& reload_completed" [(set (match_dup 0) (const_int 0)) (set (strict_low_part (match_dup 2)) (match_dup 1))] - "operands[2] = gen_lowpart (QImode, operands[0]);") + "operands[2] = s390_gen_lowpart_subreg (QImode, operands[0]);") ; ; fixuns_trunc(dd|td|sf|df|tf)(si|di)2 expander diff --git a/gcc/testsuite/gcc.c-torture/compile/pr106101.c b/gcc/testsuite/gcc.c-torture/compile/pr106101.c new file mode 100644 index 00000000000..dec66081f25 --- /dev/null +++ b/gcc/testsuite/gcc.c-torture/compile/pr106101.c @@ -0,0 +1,62 @@ +/* { dg-do compile } */ + +extern char *globerr; +char **ftpglob(); + +static const int yypgoto[] = +{ + -82, -82, -82, -82 +}; + +static const int yydefgoto[] = +{ + 0, 1, 36, 37 +}; + +static const int yytable[] = +{ + 43, 129, 88, 89 +}; + +static const int yycheck[] = +{ + 8, 82, 4, 5 +}; + + +int yyparse (void) +{ + int yystate = 0; + int *yyvsp = 0; + + int yyn; + int yyresult; + int yyval; + +yyreduce: + + switch (yyn) + { + case 72: { + + if (strncmp( yyvsp[0], "~", 1) == 0) { + *(char **)&(yyval) = *ftpglob(yyvsp[0]); + if (globerr != 0) { + yyval = 0; + } + free(yyvsp[0]); + } + } + break; + } + + *++yyvsp = yyval; + + { + const int yyi = yypgoto[0] + *yyvsp; + yystate = (yycheck[yyi] == *yyvsp ? 0 : 0); + } + + return yyresult; +} +