[v2,0/4] Add Loongson SX/ASX instruction support to

Message ID	20230907070101.22062-1-chenxiaolong@loongson.cn
Headers	Received-SPF: pass (google.com: domain of gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A2B9C3858D35 From: Xiaolong Chen <chenxiaolong@loongson.cn> To: gcc-patches@gcc.gnu.org Subject: [PATCH v2 0/4] Add Loongson SX/ASX instruction support to Date: Thu, 7 Sep 2023 15:00:57 +0800 Message-Id: <20230907070101.22062-1-chenxiaolong@loongson.cn> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: list Cc: Xiaolong Chen <chenxiaolong@loongson.cn>, xuchenghua@loongson.cn, chenglulu@loongson.cn, i@xen0n.name Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org Sender: "Gcc-patches" <gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org> X-getmail-retrieved-from-mailbox: INBOX
Series	Add Loongson SX/ASX instruction support to \| [v2,0/4] Add Loongson SX/ASX instruction support to [v2,1/4] LoongArch: Add tests of -mstrict-align option. [v2,2/4] LoongArch: Add testsuite framework for Loongson SX/ASX. [v2,3/4] LoongArch: Add tests for Loongson SX builtin functions. [v2,4/4] LoongArch:Add Loongson SX/ASX instruction support to LoongArch

Message ID

20230907070101.22062-1-chenxiaolong@loongson.cn

Headers

Received-SPF: pass (google.com: domain of
 gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates 8.43.85.97 as
 permitted sender) client-ip=8.43.85.97;
DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org A2B9C3858D35
From: Xiaolong Chen <chenxiaolong@loongson.cn>
To: gcc-patches@gcc.gnu.org
Subject: [PATCH v2 0/4] Add Loongson SX/ASX instruction support to
Date: Thu,  7 Sep 2023 15:00:57 +0800
Message-Id: <20230907070101.22062-1-chenxiaolong@loongson.cn>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: list
Cc: Xiaolong Chen <chenxiaolong@loongson.cn>, xuchenghua@loongson.cn,
 chenglulu@loongson.cn, i@xen0n.name
Errors-To: gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org
Sender: "Gcc-patches" <gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org>

Series

Add Loongson SX/ASX instruction support to |

Message

chenxiaolong Sept. 7, 2023, 7 a.m. UTC

  In order to better test the function of the vector instruction, the 128 and 256 
bit test cases are further split according to the function of the instruction.

Xiaolong Chen (4):
  LoongArch: Add tests of -mstrict-align option.
  LoongArch: Add testsuite framework for Loongson SX/ASX.
  LoongArch: Add tests for Loongson SX builtin functions.
  LoongArch:Add Loongson SX/ASX instruction support to LoongArch

 .../gcc.target/loongarch/strict-align.c       |   13 +
 .../loongarch/vector/loongarch-vector.exp     |   42 +
 .../loongarch/vector/lsx/lsx-builtin.c        | 1461 +++++++++++++++++
 .../loongarch/vector/lsx/lsx-vfcvt-1.c        |  397 +++++
 .../loongarch/vector/lsx/lsx-vfcvt-2.c        |  277 ++++
 .../loongarch/vector/lsx/lsx-vffint-1.c       |  160 ++
 .../loongarch/vector/lsx/lsx-vffint-2.c       |  263 +++
 .../loongarch/vector/lsx/lsx-vffint-3.c       |  101 ++
 .../loongarch/vector/lsx/lsx-vfrint_d.c       |  229 +++
 .../loongarch/vector/lsx/lsx-vfrint_s.c       |  349 ++++
 .../loongarch/vector/lsx/lsx-vftint-1.c       |  348 ++++
 .../loongarch/vector/lsx/lsx-vftint-2.c       |  694 ++++++++
 .../loongarch/vector/lsx/lsx-vftint-3.c       | 1027 ++++++++++++
 .../loongarch/vector/lsx/lsx-vftint-4.c       |  344 ++++
 .../loongarch/vector/simd_correctness_check.h |   39 +
 15 files changed, 5744 insertions(+)
 create mode 100644 gcc/testsuite/gcc.target/loongarch/strict-align.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/loongarch-vector.exp
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-builtin.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vfcvt-1.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vfcvt-2.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vffint-1.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vffint-2.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vffint-3.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vfrint_d.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vfrint_s.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vftint-1.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vftint-2.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vftint-3.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/lsx/lsx-vftint-4.c
 create mode 100644 gcc/testsuite/gcc.target/loongarch/vector/simd_correctness_check.h