From patchwork Mon Dec 11 10:51:25 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Saurabh Jha X-Patchwork-Id: 176600 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp6957945vqy; Mon, 11 Dec 2023 02:52:08 -0800 (PST) X-Google-Smtp-Source: AGHT+IHalpYB4iR8IrS4LMpShOXn38mdbvOMyfAADOjLDVICN4WTqu/YwabeARVt3a1WmTZxverU X-Received: by 2002:ac8:5d4c:0:b0:423:7d72:6c8 with SMTP id g12-20020ac85d4c000000b004237d7206c8mr6470423qtx.53.1702291928431; Mon, 11 Dec 2023 02:52:08 -0800 (PST) ARC-Seal: i=4; a=rsa-sha256; t=1702291928; cv=pass; d=google.com; s=arc-20160816; b=ZgI/dxQixhW/VBOVAKu4pREbc8udVj9asspFMe3FP8KwhzXeLGhq/Zg0cSXR7ujmWX W+HmaUT8jBt4pLjX+7ny29HiBNLecaS3TgraMKNt1zXcnmSNuXGl88QmOzcIaMo5NNHl yVHd8TKEBWRaJpd+8tR3o7teVW8314lJ1yFLUkKdxjsodEjLB+Auh7rV94Muf3EWc6F3 13JQ6q7OZOXAuLnV8MpEsM7UIFg0mHB2ya8/mdZjv1GFhyRk6CJYaSIskIjee9UNtNSI 4znfZxNYUTen6E0f0f7jMv3k1fPGk6EQNSbd37muIc8TXJFrFo/QCXADzofo/QwdBAQ4 jRJQ== ARC-Message-Signature: i=4; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:original-authentication-results :nodisclaimer:mime-version:subject:from:to:content-language :user-agent:date:message-id:authentication-results-original :dkim-signature:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; fh=QET/BbNMECwnedYgKCVam6xwbFNAXNI3u79xjAmaud8=; b=iBpjdtPDNbH5gNshWLPy6cIZLaQ7vr2Kt8nK8GmNved7K1mX7uULkeA3JHxYgAWZ/X 3SVzsfncQT9MOlp4Lq/+HsNLNYnKuH61zGhla16BzkbaeIx6e2Vt4+A3R1fJP/o1tcHY jL26uLk0sSEj6TJ+2ik2fgE+MpOQ9bw+rCPVLYo+/CiXPxw+F105oLd7x/on2GRVlQci 3gnCuOefSmGIBByyCUQfupNTeIZgVSB8hZP1ru7QlmnHKPBjq57VES6LkwrIvUfik7dz ccFnZX37d6hs5l9OxPJI6cZuwRFMUqmEh8tD1b0W9WB3EmrZFrR7POY4/LaWl+v1+GqW 3KOQ== ARC-Authentication-Results: i=4; mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b="e9h/h9Na"; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b="e9h/h9Na"; arc=pass (i=3); spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id fy21-20020a05622a5a1500b004254a88b9f4si8388103qtb.619.2023.12.11.02.52.08 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 11 Dec 2023 02:52:08 -0800 (PST) Received-SPF: pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b="e9h/h9Na"; dkim=pass header.i=@armh.onmicrosoft.com header.s=selector2-armh-onmicrosoft-com header.b="e9h/h9Na"; arc=pass (i=3); spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 332973858C5F for ; Mon, 11 Dec 2023 10:52:08 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on2085.outbound.protection.outlook.com [40.107.13.85]) by sourceware.org (Postfix) with ESMTPS id 5AC933858C42 for ; Mon, 11 Dec 2023 10:51:52 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 5AC933858C42 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 5AC933858C42 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.13.85 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702291923; cv=pass; b=qK4LtswoVW0fT4u8gp/3ajoyaBB2ADewbD8fclPPTRXb0Wm+W7mP09XnZYyMx77PZN7VerYgVghq6p+cZzDSs0L76Mj0OmkwSOSCxUpQEKt8oIPVwR+iSj4G9FgZQ/tpFlk/O1WjEfcAx8R1ZjWmbUiAvnQnG2lbcImcDxnEhB4= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1702291923; c=relaxed/simple; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; h=DKIM-Signature:DKIM-Signature:Message-ID:Date:To:From:Subject: MIME-Version; b=p0aG9mzTsH3QMEye808unN3wrlQkv7AxEmpilfToH8wd3ZmIobsfql6tRCw+iMPrsJSITl6bNz1yivVVGCuj79txAA8b2mV7oJZ2YGGqlARiagYF4nyI1Rmc57R45LHHWN0Mxpr4WyUo8TzTPAFrWKrkdkaW8n2m0wHhaM85/E4= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=kQDX0SAg3M8PqSVNtLRtZu/stX7MR1CLIyPIaB4hvEkBQdtUNbDTY+X4RgdlceD+64p0DPDkDN13C55ZBB3l4pTtJZz0r/ovjRbyGbgp45wUicx1MpHIQoHR2sL/q4MtH2L+viQS2DXtwfa4PGsxlGJmuh1VEWPUExHq3E1juV8Kh5Fn7nAZkeubLbTUbYuF247ZToGl5hO/I45xj914Q7Jz6pXrH1r9loceXKTEpjxs2+cch0PkOVVDRK1vlFnQvG4SkpqNC1sIx7qQge3OMO0pIrb7Xi9aFCNd9hxoc2W87r22QRvC1yMdR2t4o4+GSND+W4Iq3TOnYYJEs3Tdcg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; b=aZh6ZkjS0aBv4jO04HzWqn32NpXkhfmhar5x/ZCRY0ghy8TlUxRhAXFyOjl3c68aFLcIH+vPmeGSPcDEJvMLSjoFVGfzGq1ucKmZtCyB5iKrIelzFvoKdxrzU5JXWxgE3ZMEIV8Tk5fVQrWNrBd+twslaVQbld2ixrkjLXifTwAnI2Uw8njseFAZm61upA9gueTQAnesZNWqtcm+sZ3EPAqao/J2SrB3Z0EBR6A3b+tJtyu/uRdjokymbjFuiofwMeUkjue7AwI94d0BUIxGimbZB4G+YBSJhTUCLNS0rDn1Ly9KYFGTEeXlW1U9IxlHVQ/HXHq7Nbae0gLN+F/Edw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; b=e9h/h9Nau6rg6lCiCUa7RDd25G8ARuJJyYV4Qi73RwXRYlBlC0kbdfPiiO/uc6faU6Gtpc2Gds2cOOw6IPEFD/GgOWO9Ns98A9q+2liuTI3yDoGqZ9Or2y+j6OgWPKDoriKfzh3ya2NPDbsGGLnduwFby3QaEwv7+d+uEF2OdoQ= Received: from AM9P195CA0017.EURP195.PROD.OUTLOOK.COM (2603:10a6:20b:21f::22) by PAVPR08MB9233.eurprd08.prod.outlook.com (2603:10a6:102:30a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.32; Mon, 11 Dec 2023 10:51:48 +0000 Received: from AMS1EPF0000004C.eurprd04.prod.outlook.com (2603:10a6:20b:21f:cafe::ca) by AM9P195CA0017.outlook.office365.com (2603:10a6:20b:21f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.32 via Frontend Transport; Mon, 11 Dec 2023 10:51:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF0000004C.mail.protection.outlook.com (10.167.16.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7091.18 via Frontend Transport; Mon, 11 Dec 2023 10:51:48 +0000 Received: ("Tessian outbound 385ad2f98d71:v228"); Mon, 11 Dec 2023 10:51:48 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: ce972b446f990958 X-CR-MTA-TID: 64aa7808 Received: from 7fb72092a8e1.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 917A1796-66E9-464A-98D2-8EAA6FCAAC02.1; Mon, 11 Dec 2023 10:51:37 +0000 Received: from EUR03-DBA-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 7fb72092a8e1.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 11 Dec 2023 10:51:37 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SZlY5VrgKH5u4KMBjZzng+GEPKvv62dZpSjZ6LnV3mNLcadb/0J4ATGw70RFhOPT/bK1r9X1Lh4Gl3YoV3vlK+ZkBjZ/uAZnBdUDYKycGS0xyxFyd/94rk6ZnB53GBmgg2pnCCK8/SPEGLqDByY8spFuYYjF0AwTtanlpRY1D6TmefKU2bguh50xSYWar6BozGjTPJvhnvN5Fw7q+OEe9fGIW25r6h3ClYWjfuMERzgEWRpwIOhn/20ln0C3z5oSyPuFt11hv5z54m64vCIkFnKS2SlgIW0iHd4GOg0PcqZ+g7hWRi1Rs8BPIDU/T+oghCV2B5mstJ+ISA/9vHOPUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; b=nI85tJ2zTT7bP55mizP00RpYMolDYKPz/yakvIaNxXSVOXEnpIEBipBKBmekMNIYB2o9Su1L7MQvxA62HEETcTiCw/uJ5B/fMnJZGt4t3uGIBeWBHs5txiDpzZleb7XsgaOKA2DS7cE8ougwMy6VpnTkTM0sJxj+jFZcATrJqhLmRbGKwOfB7AcVqf+0PyMhO8qf1fCwMcD3AhTgXWm9baBrnBit8xU8RlE/Eh+qSu11rOjRIwxjULZdNHnn3YiiA2Xqda5AHN4a2sv17mVe9SMXC3tWSpXBBVCO+EMQ1aLAzSPlaoOiaLbmWcLfh/n0m/xeSz7mnWvE5s5/qcZ1aw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=W+bAyV7IYTaOVXHUh259wVhybpZBxJvllkm/FMj0x4M=; b=e9h/h9Nau6rg6lCiCUa7RDd25G8ARuJJyYV4Qi73RwXRYlBlC0kbdfPiiO/uc6faU6Gtpc2Gds2cOOw6IPEFD/GgOWO9Ns98A9q+2liuTI3yDoGqZ9Or2y+j6OgWPKDoriKfzh3ya2NPDbsGGLnduwFby3QaEwv7+d+uEF2OdoQ= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from DBBPR08MB6091.eurprd08.prod.outlook.com (2603:10a6:10:1f4::5) by PAVPR08MB9842.eurprd08.prod.outlook.com (2603:10a6:102:31e::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7068.32; Mon, 11 Dec 2023 10:51:35 +0000 Received: from DBBPR08MB6091.eurprd08.prod.outlook.com ([fe80::54e8:b1d3:98ec:c800]) by DBBPR08MB6091.eurprd08.prod.outlook.com ([fe80::54e8:b1d3:98ec:c800%6]) with mapi id 15.20.7068.031; Mon, 11 Dec 2023 10:51:35 +0000 Message-ID: Date: Mon, 11 Dec 2023 10:51:25 +0000 User-Agent: Mozilla Thunderbird Content-Language: en-US To: binutils@sourceware.org, Richard Sandiford , Richard Earnshaw From: Saurabh Jha Subject: [PATCH] gas: aarch64: Add system registers for Debug and PMU extensions X-ClientProxiedBy: LO4P265CA0125.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:2c6::11) To DBBPR08MB6091.eurprd08.prod.outlook.com (2603:10a6:10:1f4::5) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: DBBPR08MB6091:EE_|PAVPR08MB9842:EE_|AMS1EPF0000004C:EE_|PAVPR08MB9233:EE_ X-MS-Office365-Filtering-Correlation-Id: 2c554415-30fb-4213-82dc-08dbfa372cdc x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: wECRWmOsSMkQlJoahANoTnfF/kitWGOD+cXidrghxrYAj0u3ETsvLPfotI3951PwxUuvTIp6mZ4fIrKQXHX9COdQKkwGlUqn4Ty1Y3QvUqjYYkeysO++M/3UPxZBGHOxrlwI5FFdOXW4n9i8lOj+IsbblAndKp+Z4SXgXo7jJytgy32zjX8stcZKUKS6LZ4h4Xn1DfDPO36WTq27g1xT+X9B1sdAVBpSYQX858DTeqKfE9sEsAJTvZ6VcBk270uJ0rnByCYYcj+ReadZjf2L28ysOTWEdOae4Z4rNUOKZEDqwtQMLW2WQ09zyWsEJIzNX5m4qApUBIAJcM5xdDcgKmaGpeQo0E2GON8dtZ/Zab0BdHSlLdk/POHJxF08WYXvese7EZEJZSkz2QL3a4XGgRL7JNBcI3E4m46LwudWNX+MWVzGa1xdUv5jOUiKDvZqLdPH/UYhSoBHI9aNfmP1UCQledpHwKI92l+wFd2XZZZTG6eaQHTX4AKzTHb85XbBQnGmVU3Oak5t9WnQAyqDIhdbLwGxHgjAR8dN1mVhNJsHV/GAkobm5WlL96e/9srYZX1EXLsg0+1CH1Ox2elh04/GFSPCSOSHHxUnz/uS/wUuEhyh5AjGTUy4Lg3/IYs0lKHOn68wLlAQI8KuXEqHkQ== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DBBPR08MB6091.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(39860400002)(346002)(136003)(396003)(366004)(376002)(230922051799003)(1800799012)(451199024)(64100799003)(186009)(6512007)(33964004)(6506007)(5660300002)(26005)(235185007)(2616005)(44832011)(36756003)(66946007)(66476007)(66556008)(6636002)(6486002)(2906002)(83380400001)(31686004)(41300700001)(478600001)(86362001)(8676002)(8936002)(31696002)(110136005)(316002)(38100700002)(6666004)(43740500002)(45980500001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9842 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF0000004C.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: d3e99837-4859-4926-5b19-08dbfa3724cf X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 969j7uhxp6hwCNa214rR1W/piI7izBmuVmmhpnb46RSwViljymYnjWwQKuxDZpiV2uggxqCIYC+QvL7cbnuRaWyVxAkLbPmQ4o3ZuuPzfbaUjT/yFnKmhpNTW94ef21ulqbPdz56lNl8dgNtJ77Lbf7oKmEEpGm8jL/b+bffBxUPbTaz7aPqdi4Zrg/UYnsDZ5Fullx/uCoTqHmlXRF/xZV2mASESEGxvi4LGRgOBKOe4WwMVTh1x49QRy3viD7LwwjWbBLDCf8g+YK3WIK4ld5SFxBAAJuXF7uR6pFhiVrT2Xf4zuqtifMxhWy17KWlhsaK+aDNvQzAbSKRHjaAlQI4KXcokPK8OcEyp5vUqMRNdp21mdV3M0u+CdCPZs5Sj4Yuyk+nN1xTy8VA3+cEztOhaK3jNocOsfV5XickXdZ3mlmSMoNZCgfsCRTI0gL4BKLiAB9XRa1jgUN0sFl+ezoGC7WKgdRLCizquDNjkNy+3uhztskoz5IJl7mZh/PHkdTxHcxJOnFoEkixxFZGiHifbVhj6UJu0HEiCj3n0mJnUUPgfl0NA8eTyI4VOfYPGzxTu3DXAXLtB6YOsyqOajdqDzy36sIizKVCse9yhIbJi4XC1T1q5RAhzyUBynmRnLCREk6ayMlkZdxJNd0cFkAV+uBuXUgSfy46U51jQ84sozp4rdLJcclmA05+tVz9k6jk11Tj/sPFBoUVLiH9XaLtFod5XOQhqzVAdPtMIKEaISQsczWdrbN9mw4CmQOx59ywyD5oqgBjXXGy0DtUeA== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(136003)(39860400002)(396003)(346002)(376002)(230922051799003)(1800799012)(451199024)(64100799003)(186009)(82310400011)(36840700001)(40470700004)(46966006)(40460700003)(336012)(26005)(2616005)(6506007)(6666004)(33964004)(6512007)(36860700001)(83380400001)(47076005)(235185007)(5660300002)(44832011)(41300700001)(2906002)(478600001)(6486002)(8676002)(8936002)(70206006)(110136005)(70586007)(6636002)(316002)(82740400003)(81166007)(86362001)(31696002)(356005)(36756003)(40480700001)(31686004)(43740500002); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Dec 2023 10:51:48.5070 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 2c554415-30fb-4213-82dc-08dbfa372cdc X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF0000004C.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9233 X-Spam-Status: No, score=-11.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+ouuuleilei=gmail.com@sourceware.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784982461170665435 X-GMAIL-MSGID: 1784982461170665435 Hey, This patch adds support for the new AArch64 system registers that are part of the following extensions: * FEAT_DEBUGv8p9 * FEAT_PMUv3p9 * FEAT_PMUv3_SS * FEAT_PMUv3_ICNTR * FEAT_SEBEP Tested using aarch64-none-elf target and found no regression. Ok for master? I don't have commit access so can someone please commit on my behalf? Regards, Saurabh From 7a1f5a339d90ef0fd725c669b0266c641a163500 Mon Sep 17 00:00:00 2001 From: Saurabh Jha Date: Thu, 7 Dec 2023 18:25:34 +0000 Subject: [PATCH] Add system registers for Debug and PMU extensions --- .../gas/aarch64/armv8_9-a-sysregs-bad.l | 47 +++++++++++++++ gas/testsuite/gas/aarch64/armv8_9-a-sysregs.d | 47 +++++++++++++++ gas/testsuite/gas/aarch64/armv8_9-a-sysregs.s | 57 +++++++++++++++++++ include/opcode/aarch64.h | 17 +++++- opcodes/aarch64-sys-regs.def | 41 +++++++++++++ 5 files changed, 208 insertions(+), 1 deletion(-) diff --git a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs-bad.l b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs-bad.l index 71ec06e3cb4..02d9cac392c 100644 --- a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs-bad.l +++ b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs-bad.l @@ -77,3 +77,50 @@ .*: Error: selected processor does not support system register name 'tcr2_el1' .*: Error: selected processor does not support system register name 'tcr2_el12' .*: Error: selected processor does not support system register name 'tcr2_el2' +.*: Error: selected processor does not support system register name 'mdselr_el1' +.*: Error: selected processor does not support system register name 'mdselr_el1' +.*: Error: selected processor does not support system register name 'pmuacr_el1' +.*: Error: selected processor does not support system register name 'pmuacr_el1' +.*: Error: selected processor does not support system register name 'pmccntsvr_el1' +.*: Error: selected processor does not support system register name 'pmicntsvr_el1' +.*: Error: selected processor does not support system register name 'pmsscr_el1' +.*: Error: selected processor does not support system register name 'pmsscr_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr0_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr10_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr11_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr12_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr13_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr14_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr15_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr16_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr17_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr18_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr19_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr1_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr20_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr21_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr22_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr23_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr24_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr25_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr26_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr27_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr28_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr29_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr30_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr3_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr4_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr5_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr6_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr7_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr8_el1' +.*: Error: selected processor does not support system register name 'pmevcntsvr9_el1' +.*: Error: selected processor does not support system register name 'pmicntr_el0' +.*: Error: selected processor does not support system register name 'pmicntr_el0' +.*: Error: selected processor does not support system register name 'pmicfiltr_el0' +.*: Error: selected processor does not support system register name 'pmicfiltr_el0' +.*: Error: selected processor does not support system register name 'pmzr_el0' +.*: Error: selected processor does not support system register name 'pmecr_el1' +.*: Error: selected processor does not support system register name 'pmecr_el1' +.*: Error: selected processor does not support system register name 'pmiar_el1' +.*: Error: selected processor does not support system register name 'pmiar_el1' diff --git a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.d b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.d index ea4cc867ec3..dc1e8bc1fa8 100644 --- a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.d +++ b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.d @@ -84,3 +84,50 @@ Disassembly of section \.text: .*: d5182060 msr tcr2_el1, x0 .*: d51d2060 msr tcr2_el12, x0 .*: d51c2060 msr tcr2_el2, x0 +.*: d5300440 mrs x0, mdselr_el1 +.*: d5100440 msr mdselr_el1, x0 +.*: d5389e80 mrs x0, pmuacr_el1 +.*: d5189e80 msr pmuacr_el1, x0 +.*: d530ebe0 mrs x0, pmccntsvr_el1 +.*: d530ec00 mrs x0, pmicntsvr_el1 +.*: d5389d60 mrs x0, pmsscr_el1 +.*: d5189d60 msr pmsscr_el1, x0 +.*: d530e800 mrs x0, pmevcntsvr0_el1 +.*: d530e940 mrs x0, pmevcntsvr10_el1 +.*: d530e960 mrs x0, pmevcntsvr11_el1 +.*: d530e980 mrs x0, pmevcntsvr12_el1 +.*: d530e9a0 mrs x0, pmevcntsvr13_el1 +.*: d530e9c0 mrs x0, pmevcntsvr14_el1 +.*: d530e9e0 mrs x0, pmevcntsvr15_el1 +.*: d530ea00 mrs x0, pmevcntsvr16_el1 +.*: d530ea20 mrs x0, pmevcntsvr17_el1 +.*: d530ea40 mrs x0, pmevcntsvr18_el1 +.*: d530ea60 mrs x0, pmevcntsvr19_el1 +.*: d530e820 mrs x0, pmevcntsvr1_el1 +.*: d530ea80 mrs x0, pmevcntsvr20_el1 +.*: d530eaa0 mrs x0, pmevcntsvr21_el1 +.*: d530eac0 mrs x0, pmevcntsvr22_el1 +.*: d530eae0 mrs x0, pmevcntsvr23_el1 +.*: d530eb00 mrs x0, pmevcntsvr24_el1 +.*: d530eb20 mrs x0, pmevcntsvr25_el1 +.*: d530eb40 mrs x0, pmevcntsvr26_el1 +.*: d530eb60 mrs x0, pmevcntsvr27_el1 +.*: d530eb80 mrs x0, pmevcntsvr28_el1 +.*: d530eba0 mrs x0, pmevcntsvr29_el1 +.*: d530ebc0 mrs x0, pmevcntsvr30_el1 +.*: d530e860 mrs x0, pmevcntsvr3_el1 +.*: d530e880 mrs x0, pmevcntsvr4_el1 +.*: d530e8a0 mrs x0, pmevcntsvr5_el1 +.*: d530e8c0 mrs x0, pmevcntsvr6_el1 +.*: d530e8e0 mrs x0, pmevcntsvr7_el1 +.*: d530e900 mrs x0, pmevcntsvr8_el1 +.*: d530e920 mrs x0, pmevcntsvr9_el1 +.*: d53b9400 mrs x0, pmicntr_el0 +.*: d51b9400 msr pmicntr_el0, x0 +.*: d53b9600 mrs x0, pmicfiltr_el0 +.*: d51b9600 msr pmicfiltr_el0, x0 +.*: d51b9d80 msr pmzr_el0, x0 +.*: d5389ea0 mrs x0, pmecr_el1 +.*: d5189ea0 msr pmecr_el1, x0 +.*: d5389ee0 mrs x0, pmiar_el1 +.*: d5189ee0 msr pmiar_el1, x0 \ No newline at end of file diff --git a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.s b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.s index 2768c268690..536631823f5 100644 --- a/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.s +++ b/gas/testsuite/gas/aarch64/armv8_9-a-sysregs.s @@ -98,3 +98,60 @@ msr tcr2_el1, x0 msr tcr2_el12, x0 msr tcr2_el2, x0 + + /* FEAT_DEBUGv8p9 Extension. */ + mrs x0, mdselr_el1 + msr mdselr_el1, x0 + + /* FEAT_PMUv3p9 Extension. */ + mrs x0, pmuacr_el1 + msr pmuacr_el1, x0 + + /* FEAT_PMUv3_SS Extension. */ + mrs x0, pmccntsvr_el1 + mrs x0, pmicntsvr_el1 + mrs x0, pmsscr_el1 + msr pmsscr_el1, x0 + mrs x0, pmevcntsvr0_el1 + mrs x0, pmevcntsvr10_el1 + mrs x0, pmevcntsvr11_el1 + mrs x0, pmevcntsvr12_el1 + mrs x0, pmevcntsvr13_el1 + mrs x0, pmevcntsvr14_el1 + mrs x0, pmevcntsvr15_el1 + mrs x0, pmevcntsvr16_el1 + mrs x0, pmevcntsvr17_el1 + mrs x0, pmevcntsvr18_el1 + mrs x0, pmevcntsvr19_el1 + mrs x0, pmevcntsvr1_el1 + mrs x0, pmevcntsvr20_el1 + mrs x0, pmevcntsvr21_el1 + mrs x0, pmevcntsvr22_el1 + mrs x0, pmevcntsvr23_el1 + mrs x0, pmevcntsvr24_el1 + mrs x0, pmevcntsvr25_el1 + mrs x0, pmevcntsvr26_el1 + mrs x0, pmevcntsvr27_el1 + mrs x0, pmevcntsvr28_el1 + mrs x0, pmevcntsvr29_el1 + mrs x0, pmevcntsvr30_el1 + mrs x0, pmevcntsvr3_el1 + mrs x0, pmevcntsvr4_el1 + mrs x0, pmevcntsvr5_el1 + mrs x0, pmevcntsvr6_el1 + mrs x0, pmevcntsvr7_el1 + mrs x0, pmevcntsvr8_el1 + mrs x0, pmevcntsvr9_el1 + + /* FEAT_PMUv3_ICNTR Extension. */ + mrs x0, pmicntr_el0 + msr pmicntr_el0, x0 + mrs x0, pmicfiltr_el0 + msr pmicfiltr_el0, x0 + msr pmzr_el0, x0 + + /* FEAT_SEBEP Extension. */ + mrs x0, pmecr_el1 + msr pmecr_el1, x0 + mrs x0, pmiar_el1 + msr pmiar_el1, x0 diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h index 632338318b6..2d7bca37c59 100644 --- a/include/opcode/aarch64.h +++ b/include/opcode/aarch64.h @@ -197,6 +197,16 @@ enum aarch64_feature_bit { AARCH64_FEATURE_S2POE, /* Extension to Translation Control Registers. */ AARCH64_FEATURE_TCR2, + /* Armv8.9-A/Armv9.4-A architecture Debug extension. */ + AARCH64_FEATURE_DEBUGv8p9, + /* Performance Monitors Extension. */ + AARCH64_FEATURE_PMUv3p9, + /* Performance Monitors Snapshots Extension. */ + AARCH64_FEATURE_PMUv3_SS, + /* Performance Monitors Instruction Counter Extension. */ + AARCH64_FEATURE_PMUv3_ICNTR, + /* Performance Monitors Synchronous-Exception-Based Event Extension. */ + AARCH64_FEATURE_SEBEP, AARCH64_NUM_FEATURES }; @@ -266,7 +276,12 @@ enum aarch64_feature_bit { | AARCH64_FEATBIT (X, S2PIE) \ | AARCH64_FEATBIT (X, S1POE) \ | AARCH64_FEATBIT (X, S2POE) \ - | AARCH64_FEATBIT (X, TCR2) \ + | AARCH64_FEATBIT (X, TCR2) \ + | AARCH64_FEATBIT (X, DEBUGv8p9) \ + | AARCH64_FEATBIT (X, PMUv3p9) \ + | AARCH64_FEATBIT (X, PMUv3_SS) \ + | AARCH64_FEATBIT (X, PMUv3_ICNTR) \ + | AARCH64_FEATBIT (X, SEBEP) \ ) #define AARCH64_ARCH_V9A_FEATURES(X) (AARCH64_FEATBIT (X, V9A) \ diff --git a/opcodes/aarch64-sys-regs.def b/opcodes/aarch64-sys-regs.def index 0f647efca7e..8413fee0889 100644 --- a/opcodes/aarch64-sys-regs.def +++ b/opcodes/aarch64-sys-regs.def @@ -570,6 +570,7 @@ SYSREG ("mdcr_el3", CPENC (3,6,1,3,1), 0, AARCH64_NO_FEATURES) SYSREG ("mdrar_el1", CPENC (2,0,1,0,0), F_REG_READ, AARCH64_NO_FEATURES) SYSREG ("mdscr_el1", CPENC (2,0,0,2,2), 0, AARCH64_NO_FEATURES) + SYSREG ("mdselr_el1", CPENC (2,0,0,4,2), F_ARCHEXT, AARCH64_FEATURE (DEBUGv8p9)) SYSREG ("mecid_a0_el2", CPENC (3,4,10,8,1), 0, AARCH64_NO_FEATURES) SYSREG ("mecid_a1_el2", CPENC (3,4,10,8,3), 0, AARCH64_NO_FEATURES) SYSREG ("mecid_p0_el2", CPENC (3,4,10,8,0), 0, AARCH64_NO_FEATURES) @@ -626,11 +627,13 @@ SYSREG ("pmbsr_el1", CPENC (3,0,9,10,3), F_ARCHEXT, AARCH64_FEATURE (PROFILE)) SYSREG ("pmccfiltr_el0", CPENC (3,3,14,15,7), 0, AARCH64_NO_FEATURES) SYSREG ("pmccntr_el0", CPENC (3,3,9,13,0), 0, AARCH64_NO_FEATURES) + SYSREG ("pmccntsvr_el1", CPENC (2,0,14,11,7), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) SYSREG ("pmceid0_el0", CPENC (3,3,9,12,6), F_REG_READ, AARCH64_NO_FEATURES) SYSREG ("pmceid1_el0", CPENC (3,3,9,12,7), F_REG_READ, AARCH64_NO_FEATURES) SYSREG ("pmcntenclr_el0", CPENC (3,3,9,12,2), 0, AARCH64_NO_FEATURES) SYSREG ("pmcntenset_el0", CPENC (3,3,9,12,1), 0, AARCH64_NO_FEATURES) SYSREG ("pmcr_el0", CPENC (3,3,9,12,0), 0, AARCH64_NO_FEATURES) + SYSREG ("pmecr_el1", CPENC (3,0,9,14,5), F_ARCHEXT, AARCH64_FEATURE (SEBEP)) SYSREG ("pmevcntr0_el0", CPENC (3,3,14,8,0), 0, AARCH64_NO_FEATURES) SYSREG ("pmevcntr10_el0", CPENC (3,3,14,9,2), 0, AARCH64_NO_FEATURES) SYSREG ("pmevcntr11_el0", CPENC (3,3,14,9,3), 0, AARCH64_NO_FEATURES) @@ -662,6 +665,37 @@ SYSREG ("pmevcntr7_el0", CPENC (3,3,14,8,7), 0, AARCH64_NO_FEATURES) SYSREG ("pmevcntr8_el0", CPENC (3,3,14,9,0), 0, AARCH64_NO_FEATURES) SYSREG ("pmevcntr9_el0", CPENC (3,3,14,9,1), 0, AARCH64_NO_FEATURES) + SYSREG ("pmevcntsvr0_el1", CPENC (2,0,14,8,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr10_el1", CPENC (2,0,14,9,2), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr11_el1", CPENC (2,0,14,9,3), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr12_el1", CPENC (2,0,14,9,4), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr13_el1", CPENC (2,0,14,9,5), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr14_el1", CPENC (2,0,14,9,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr15_el1", CPENC (2,0,14,9,7), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr16_el1", CPENC (2,0,14,10,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr17_el1", CPENC (2,0,14,10,1), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr18_el1", CPENC (2,0,14,10,2), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr19_el1", CPENC (2,0,14,10,3), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr1_el1", CPENC (2,0,14,8,1), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr20_el1", CPENC (2,0,14,10,4), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr21_el1", CPENC (2,0,14,10,5), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr22_el1", CPENC (2,0,14,10,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr23_el1", CPENC (2,0,14,10,7), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr24_el1", CPENC (2,0,14,11,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr25_el1", CPENC (2,0,14,11,1), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr26_el1", CPENC (2,0,14,11,2), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr27_el1", CPENC (2,0,14,11,3), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr28_el1", CPENC (2,0,14,11,4), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr29_el1", CPENC (2,0,14,11,5), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr2_el1", CPENC (2,0,14,8,2), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr30_el1", CPENC (2,0,14,11,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr3_el1", CPENC (2,0,14,8,3), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr4_el1", CPENC (2,0,14,8,4), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr5_el1", CPENC (2,0,14,8,5), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr6_el1", CPENC (2,0,14,8,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr7_el1", CPENC (2,0,14,8,7), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr8_el1", CPENC (2,0,14,9,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) + SYSREG ("pmevcntsvr9_el1", CPENC (2,0,14,9,1), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) SYSREG ("pmevtyper0_el0", CPENC (3,3,14,12,0), 0, AARCH64_NO_FEATURES) SYSREG ("pmevtyper10_el0", CPENC (3,3,14,13,2), 0, AARCH64_NO_FEATURES) SYSREG ("pmevtyper11_el0", CPENC (3,3,14,13,3), 0, AARCH64_NO_FEATURES) @@ -693,6 +727,10 @@ SYSREG ("pmevtyper7_el0", CPENC (3,3,14,12,7), 0, AARCH64_NO_FEATURES) SYSREG ("pmevtyper8_el0", CPENC (3,3,14,13,0), 0, AARCH64_NO_FEATURES) SYSREG ("pmevtyper9_el0", CPENC (3,3,14,13,1), 0, AARCH64_NO_FEATURES) + SYSREG ("pmiar_el1", CPENC (3,0,9,14,7), F_ARCHEXT, AARCH64_FEATURE (SEBEP)) + SYSREG ("pmicfiltr_el0", CPENC (3,3,9,6,0), F_ARCHEXT, AARCH64_FEATURE (PMUv3_ICNTR)) + SYSREG ("pmicntr_el0", CPENC (3,3,9,4,0), F_ARCHEXT, AARCH64_FEATURE (PMUv3_ICNTR)) + SYSREG ("pmicntsvr_el1", CPENC (2,0,14,12,0), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) SYSREG ("pmintenclr_el1", CPENC (3,0,9,14,2), 0, AARCH64_NO_FEATURES) SYSREG ("pmintenset_el1", CPENC (3,0,9,14,1), 0, AARCH64_NO_FEATURES) SYSREG ("pmmir_el1", CPENC (3,0,9,14,6), F_REG_READ|F_ARCHEXT, AARCH64_FEATURE (V8_4A)) @@ -710,10 +748,13 @@ SYSREG ("pmsirr_el1", CPENC (3,0,9,9,3), F_ARCHEXT, AARCH64_FEATURE (PROFILE)) SYSREG ("pmslatfr_el1", CPENC (3,0,9,9,6), F_ARCHEXT, AARCH64_FEATURE (PROFILE)) SYSREG ("pmsnevfr_el1", CPENC (3,0,9,9,1), F_ARCHEXT, AARCH64_FEATURE (V8_7A)) + SYSREG ("pmsscr_el1", CPENC (3,0,9,13,3), F_ARCHEXT, AARCH64_FEATURE (PMUv3_SS)) SYSREG ("pmswinc_el0", CPENC (3,3,9,12,4), F_REG_WRITE, AARCH64_NO_FEATURES) + SYSREG ("pmuacr_el1", CPENC (3,0,9,14,4), F_ARCHEXT, AARCH64_FEATURE (PMUv3p9)) SYSREG ("pmuserenr_el0", CPENC (3,3,9,14,0), 0, AARCH64_NO_FEATURES) SYSREG ("pmxevcntr_el0", CPENC (3,3,9,13,2), 0, AARCH64_NO_FEATURES) SYSREG ("pmxevtyper_el0", CPENC (3,3,9,13,1), 0, AARCH64_NO_FEATURES) + SYSREG ("pmzr_el0", CPENC (3,3,9,13,4), F_REG_WRITE|F_ARCHEXT, AARCH64_FEATURE (PMUv3_ICNTR)) SYSREG ("por_el0", CPENC (3,3,10,2,4), F_ARCHEXT, AARCH64_FEATURE (S1POE)) SYSREG ("por_el1", CPENC (3,0,10,2,4), F_ARCHEXT, AARCH64_FEATURE (S1POE)) SYSREG ("por_el12", CPENC (3,5,10,2,4), F_ARCHEXT, AARCH64_FEATURE (S1POE))