From patchwork Fri Nov 25 11:42:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tsukasa OI X-Patchwork-Id: 2227 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:adf:f944:0:0:0:0:0 with SMTP id q4csp3949280wrr; Fri, 25 Nov 2022 03:43:21 -0800 (PST) X-Google-Smtp-Source: AA0mqf4EKqdEvgRjctg1Cl8bw6XcthqCZCk/l3HuudkX7cJNRS8hc3EWtIEZPxVMbA6joSRiYo4E X-Received: by 2002:a05:6402:494:b0:46a:c9bc:ccd4 with SMTP id k20-20020a056402049400b0046ac9bcccd4mr1071998edv.200.1669376601203; Fri, 25 Nov 2022 03:43:21 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1669376601; cv=none; d=google.com; s=arc-20160816; b=p6AUwwJm9DUKsAHKjfuBrFY3mGXhAfDhQJeNEI+DHrmkt9HY8NIi1I7sc0SWUIxl8E gjecj7NaYSIlXHN54uK6tDBLthdViZPvcmh50+q/iqoyJeXs2PteSRGosXbesqudY1ov SEdzCQ3aHFWt1XZyCWKVako846tbXVJoQwhIT1oZBdWtaunyhzgRJmsae7rBAf9h6cnd 7T2Mo12RdvNHTandrASus4hc8WVQcBajVlqHYuwzYyQdj0G9I50xtoLg8H9WEjqMJ27L tUKHJZIjSRKq4Ia7atYIGLJtFWDmfjZpMLmX8LXp/RnKnwtCq30moxzgAJHmU1T/F0zM 9Gtw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post :list-archive:list-unsubscribe:list-id:precedence :content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:dmarc-filter:delivered-to :dkim-signature:dkim-filter; bh=Gk18/4tqh7C+BzwRTpolzLO7pjHw/Hd+C/X+lWMAzjI=; b=tjNUdzCjcvGGUa+pCcyoRLUo8qstl+ZFjORVGfBll3MEKdhFm80G5LCQ4Fbt/YeCr9 2C9ZXMhKXdxOk1lQl5tHD2Dlfr41NtyBSOyfpkvr/DIvo+7Gr2u983fqXRPxaZ9t1XFK ykrutv20joYMDpuuTQJUtsiXtKyyZ+dR20A+kGyonsDPx4AjZT4Dydi/1JmvOq1bxt81 JXAUeqXxHrsJCKxlRS3reXRXYh66UXHX/KdH+QyBm/0CMYwJFqkttAZ8jsdIzO/csOyp w9s9xx4QagE6xBU6cNX2QjU/74bjAuLMZtsJXfdqwxWRBE/LxgWOzTXT+goSQtIttTAy gYkA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sourceware.org header.s=default header.b=vw6r1N94; spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org Received: from sourceware.org (server2.sourceware.org. [2620:52:3:1:0:246e:9693:128c]) by mx.google.com with ESMTPS id n11-20020a170906118b00b007af0bc6e10asi2322422eja.213.2022.11.25.03.43.21 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 25 Nov 2022 03:43:21 -0800 (PST) Received-SPF: pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) client-ip=2620:52:3:1:0:246e:9693:128c; Authentication-Results: mx.google.com; dkim=pass header.i=@sourceware.org header.s=default header.b=vw6r1N94; spf=pass (google.com: domain of binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 2620:52:3:1:0:246e:9693:128c as permitted sender) smtp.mailfrom="binutils-bounces+ouuuleilei=gmail.com@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id B15F33847C6D for ; Fri, 25 Nov 2022 11:42:58 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org B15F33847C6D DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1669376578; bh=Gk18/4tqh7C+BzwRTpolzLO7pjHw/Hd+C/X+lWMAzjI=; h=To:Cc:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=vw6r1N94JNWIUzByv9mST7scqWNYjxI+qecfjCDzP8lP/se8KVBCx4H+5pgSL397Q fc0g6zBOHS8WlQoDzx137Edx7jBwYmL5RqR6+sTXD3qknKWJaYTTOP2AV9BvcORr2d ZZN5zuRjUX7LeD8ecPVt0CwAG3LHbJi3mx4xxhTs= X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from mail-sender-0.a4lg.com (mail-sender-0.a4lg.com [IPv6:2401:2500:203:30b:4000:6bfe:4757:0]) by sourceware.org (Postfix) with ESMTPS id 788D5385B1A3 for ; Fri, 25 Nov 2022 11:42:27 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 788D5385B1A3 Received: from [127.0.0.1] (localhost [127.0.0.1]) by mail-sender-0.a4lg.com (Postfix) with ESMTPSA id D92D7300089; Fri, 25 Nov 2022 11:42:25 +0000 (UTC) To: Tsukasa OI , Jan Beulich , Nelson Chu Cc: binutils@sourceware.org Subject: [PATCH v4 0/3] RISC-V: Better support for long instructions (64 < x <= 176 [bits]) Date: Fri, 25 Nov 2022 11:42:19 +0000 Message-Id: In-Reply-To: References: Mime-Version: 1.0 X-Spam-Status: No, score=-6.1 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Tsukasa OI via Binutils From: Tsukasa OI Reply-To: Tsukasa OI Errors-To: binutils-bounces+ouuuleilei=gmail.com@sourceware.org Sender: "Binutils" X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1749907561374700638?= X-GMAIL-MSGID: =?utf-8?q?1750468239024009077?= Hello, c.f. PATCH v1 (with cover letter with some backgrounds): c.f. PATCH v2: c.f. PATCH v3: [Changes: v3 -> v4] 1. Split to three separate patches (disassembler fix, assembler fix and testcases that require both fixes) 2. PATCH 1/3: Further clarification of the intent of this commit (with examples) on the commit message. No changes in the code. 3. PATCH 2/3: Minor clarification on comments and the commit message. No code changes but some comment changes in tc-riscv.c. 4. PATCH 3/3: Clarify that it tests both fixes. [Changes: v2 -> v3] 1. PATCH v2 1/2 is removed 2. PATCH v2 2/2 is splitted to PATCH v3 {1,2}/2 based on the feedback of Jan Strict ".byte" testcases are only preserved to test new behavior. They are not 4-byte aligned (10 and 22-bytes) and unlikely to change any time soon. [Changes: v1 -> v2] 1. Rebased (as usual) 2. PATCH 2/2: Simplified the logic to extract low instruction bits (will describe later) 3. PATCH 2/2: Changed the commit message slightly Thanks, Tsukasa Tsukasa OI (3): RISC-V: Better support for long instructions (disassembler) RISC-V: Better support for long instructions (assembler) RISC-V: Better support for long instructions (tests) gas/config/tc-riscv.c | 41 ++++++++++++++++++++++------ gas/testsuite/gas/riscv/insn-dwarf.d | 10 ++++++- gas/testsuite/gas/riscv/insn-na.d | 8 ++++++ gas/testsuite/gas/riscv/insn.d | 22 +++++++++++++++ gas/testsuite/gas/riscv/insn.s | 9 ++++++ opcodes/riscv-dis.c | 14 ++++++---- 6 files changed, 89 insertions(+), 15 deletions(-) base-commit: ac8df5a1921904b3928429e696ad8b40c612f829