[0/4] x86: misc CPU type related assembler adjustments

Message ID 306b5fa2-9007-a4a1-bff5-f013e2c2c26a@suse.com
Headers
Series x86: misc CPU type related assembler adjustments |

Message

Jan Beulich Feb. 10, 2023, 8:47 a.m. UTC
  Perhaps with the exception of the 1st one, all changes here have more
or less potential of being controversial; constructive comments
appreciated.

1: LAR and LSL don't need REX.W
2: have insns acting on segment selector values allow for consistent operands
3: don't permit LAHF/SAHF with "generic64"
4: MONITOR/MWAIT are not SSE3 insns

Jan