Started by user snail Running as SYSTEM [EnvInject] - Loading node environment variables. Building remotely on docker-jenkins-agent in workspace /home/jenkins/agent/workspace/gcc-patch [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Deferred wipeout is used... [WS-CLEANUP] Done The recommended git tool is: NONE using credential 0adb5fc7-caa2-429d-97d2-c7fa2fa1d884 Cloning the remote Git repository Using shallow clone with depth 1 Avoid fetching tags Cloning repository git@github.com:plctlab/patchwork-gcc.git > git init /home/jenkins/agent/workspace/gcc-patch # timeout=10 Fetching upstream changes from git@github.com:plctlab/patchwork-gcc.git > git --version # timeout=10 > git --version # 'git version 2.37.2' using GIT_SSH to set credentials patchwork github wangliu-iscas git ssh key Verifying host key using known hosts file, will automatically accept unseen keys > git fetch --no-tags --force --progress --depth=1 -- git@github.com:plctlab/patchwork-gcc.git +refs/heads/*:refs/remotes/origin/* # timeout=10 > git config remote.origin.url git@github.com:plctlab/patchwork-gcc.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/*:refs/remotes/origin/* # timeout=10 Avoid second fetch > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 Checking out Revision 58511b3fc035f7fe77c3403f7b99de3a795a7964 (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 58511b3fc035f7fe77c3403f7b99de3a795a7964 # timeout=10 Commit message: "Fix bug in frange::contains_p() for signed zeros." > git rev-list --no-walk 58511b3fc035f7fe77c3403f7b99de3a795a7964 # timeout=10 [EnvInject] - Mask passwords that will be passed as build parameters. [EnvInject] - Executing scripts and injecting environment variables after the SCM step. [EnvInject] - Injecting as environment variables the properties content GITHUB_REPO=https://github.com/plctlab/patchwork-gcc PATCHWORK_URL=https://patchwork.plctlab.org [EnvInject] - Variables injected successfully. [gcc-patch] $ /usr/bin/env bash /tmp/jenkins9665421039720060676.sh + git config pw.server https://patchwork.plctlab.org/api/1.2/ + git config pw.project gcc-patch + git config pw.token [*******] ++ date +%Y-%m + now_date=2022-11 ++ date +%Y + now_date_year=2022 + bundle_name=gcc-patch_2022-11 ++ curl -s -H 'Authorization: Token [*******]' 'https://patchwork.plctlab.org/api/1.2/bundles/?project=gcc-patch&per_page=999' + bundle_response='[{"id":4,"url":"https://patchwork.plctlab.org/api/1.2/bundles/4/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1618,"url":"https://patchwork.plctlab.org/api/1.2/patches/1618/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/","msgid":"<20221001005720.28208-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-01T00:57:20","name":"Fix the build of record_edge_info()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/mbox/"},{"id":1621,"url":"https://patchwork.plctlab.org/api/1.2/patches/1621/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/","msgid":"<20221001041443.2211752-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:14:43","name":"[pushed] c++: cast split_nonconstant_init return val to void","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/mbox/"},{"id":1622,"url":"https://patchwork.plctlab.org/api/1.2/patches/1622/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/","msgid":"<20221001041502.2211988-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:15:02","name":"[pushed] c++: loop through array CONSTRUCTOR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/mbox/"},{"id":1624,"url":"https://patchwork.plctlab.org/api/1.2/patches/1624/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/","msgid":"<36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com>","list_archive_url":null,"date":"2022-10-01T04:52:12","name":"[committed] Improve Z flag handling on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/mbox/"},{"id":1628,"url":"https://patchwork.plctlab.org/api/1.2/patches/1628/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/","msgid":"<20221001075659.63410-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-01T07:56:59","name":"OpenACC: Fix struct-component-kind-1.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/mbox/"},{"id":1629,"url":"https://patchwork.plctlab.org/api/1.2/patches/1629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/","msgid":"<0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com>","list_archive_url":null,"date":"2022-10-01T18:34:45","name":"Adding a new thread model to GCC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/mbox/"},{"id":1630,"url":"https://patchwork.plctlab.org/api/1.2/patches/1630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/","msgid":"<20221001184004.3599748-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-01T18:40:05","name":"libstdc++: Use ///< for inline documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/mbox/"},{"id":1632,"url":"https://patchwork.plctlab.org/api/1.2/patches/1632/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T11:35:05","name":"c++: Disallow jumps into statement expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/mbox/"},{"id":1633,"url":"https://patchwork.plctlab.org/api/1.2/patches/1633/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T14:44:03","name":"[committed] tree-cfg: Fix a verification diagnostic typo [PR107121]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/mbox/"},{"id":1634,"url":"https://patchwork.plctlab.org/api/1.2/patches/1634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-02T17:47:18","name":"Fortran: Add OpenMP'\''s assume(s) directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/mbox/"},{"id":1636,"url":"https://patchwork.plctlab.org/api/1.2/patches/1636/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/","msgid":"","list_archive_url":null,"date":"2022-10-02T20:07:34","name":"[RFC.,Fortran] Some clobbering for INTENT(OUT) arrays","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/mbox/"},{"id":1639,"url":"https://patchwork.plctlab.org/api/1.2/patches/1639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T06:08:37","name":"Set discriminators for call stmts on the same line within the same basic block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1645,"url":"https://patchwork.plctlab.org/api/1.2/patches/1645/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/","msgid":"<20221003104351.408835-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-10-03T10:43:51","name":"arm: Add missing early clobber to MVE vrev64q_m patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/mbox/"},{"id":1650,"url":"https://patchwork.plctlab.org/api/1.2/patches/1650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/","msgid":"<20221003110815.1075975-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:12","name":"[COMMITTED] Do not compare incompatible ranges in ipa-prop.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/mbox/"},{"id":1653,"url":"https://patchwork.plctlab.org/api/1.2/patches/1653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/","msgid":"<20221003110815.1075975-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:13","name":"[COMMITTED] Do not compare nonzero masks for varying.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/mbox/"},{"id":1651,"url":"https://patchwork.plctlab.org/api/1.2/patches/1651/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/","msgid":"<20221003110815.1075975-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:14","name":"[COMMITTED] Avoid comparing ranges when sub-ranges is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/mbox/"},{"id":1652,"url":"https://patchwork.plctlab.org/api/1.2/patches/1652/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/","msgid":"<20221003110815.1075975-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:15","name":"[COMMITTED] Do not pessimize range in set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/mbox/"},{"id":1654,"url":"https://patchwork.plctlab.org/api/1.2/patches/1654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/","msgid":"<20221003114641.367692-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:46:41","name":"[committed] libstdc++: Fix tests broken by C++23 P2266R3 \"Simpler implicit move\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/mbox/"},{"id":1655,"url":"https://patchwork.plctlab.org/api/1.2/patches/1655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-10-03T11:57:12","name":"[COMMITTED] libsanitizer: Fix Solaris 11.3 compilation of sanitizer_procmaps_solaris.cpp [PR105531]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":1657,"url":"https://patchwork.plctlab.org/api/1.2/patches/1657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-03T13:12:04","name":"[committed] c: Adjust LDBL_EPSILON for C2x for IBM long double","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/mbox/"},{"id":1658,"url":"https://patchwork.plctlab.org/api/1.2/patches/1658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T14:14:22","name":"PR tree-optimization/107109 - Don'\''t process undefined range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/mbox/"},{"id":1661,"url":"https://patchwork.plctlab.org/api/1.2/patches/1661/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-03T19:22:42","name":"c++, c, v2: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/mbox/"},{"id":1662,"url":"https://patchwork.plctlab.org/api/1.2/patches/1662/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/","msgid":"<20221003203543.154431-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-03T20:35:44","name":"elf: ELF toolchain --without-{headers, newlib} should provide stdint.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/mbox/"},{"id":1663,"url":"https://patchwork.plctlab.org/api/1.2/patches/1663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/","msgid":"<20221003210247.457336-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T21:02:47","name":"[committed] libstdc++: Update status docs for compare_exchange padding bits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/mbox/"},{"id":1664,"url":"https://patchwork.plctlab.org/api/1.2/patches/1664/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212402.3337669-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:02","name":"aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1665,"url":"https://patchwork.plctlab.org/api/1.2/patches/1665/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212419.3337714-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:19","name":"aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1666,"url":"https://patchwork.plctlab.org/api/1.2/patches/1666/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T22:32:14","name":"diagnostics: Add test for fixed _Pragma location issue [PR91669]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/mbox/"},{"id":1667,"url":"https://patchwork.plctlab.org/api/1.2/patches/1667/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/","msgid":"<20221004004216.1994023-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T00:42:16","name":"c++: install cp-trait.def as part of plugin headers [PR107136]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/mbox/"},{"id":1668,"url":"https://patchwork.plctlab.org/api/1.2/patches/1668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/","msgid":"<20221004011115.2009591-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T01:11:15","name":"libstdc++: Implement ranges::join_with_view from P2441R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/mbox/"},{"id":1669,"url":"https://patchwork.plctlab.org/api/1.2/patches/1669/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/","msgid":"<20221004042831.1419926-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T04:28:31","name":"[COMMITTED,PR107130] range-ops: Separate out ffs and popcount optimizations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/mbox/"},{"id":1670,"url":"https://patchwork.plctlab.org/api/1.2/patches/1670/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/","msgid":"<20221004073530.1461390-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T07:35:30","name":"[COMMITTED] Convert nonzero mask in irange to wide_int.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/mbox/"},{"id":1674,"url":"https://patchwork.plctlab.org/api/1.2/patches/1674/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:06:27","name":"middle-end, c++, i386, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/mbox/"},{"id":1675,"url":"https://patchwork.plctlab.org/api/1.2/patches/1675/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:11:07","name":"attribs: Add missing auto_diagnostic_group 3 times","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/mbox/"},{"id":1680,"url":"https://patchwork.plctlab.org/api/1.2/patches/1680/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/","msgid":"<20221004112849.27678-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2022-10-04T11:28:50","name":"cselib: Skip BImode while keeping track of subvalue relations [PR107088]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/mbox/"},{"id":1685,"url":"https://patchwork.plctlab.org/api/1.2/patches/1685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/","msgid":"<20221004141138.530214-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:35","name":"[committed] libstdc++: Define functions for freestanding [PR107135]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/mbox/"},{"id":1683,"url":"https://patchwork.plctlab.org/api/1.2/patches/1683/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/","msgid":"<20221004141138.530214-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:36","name":"[committed] libstdc++: Make work freestanding [PR107134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/mbox/"},{"id":1682,"url":"https://patchwork.plctlab.org/api/1.2/patches/1682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/","msgid":"<20221004141138.530214-3-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:37","name":"[committed] libstdc++: Enable std::hash> [PR107139]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/mbox/"},{"id":1684,"url":"https://patchwork.plctlab.org/api/1.2/patches/1684/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/","msgid":"<20221004141138.530214-4-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:38","name":"[committed] libstdc++: Disable test for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/mbox/"},{"id":1686,"url":"https://patchwork.plctlab.org/api/1.2/patches/1686/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/","msgid":"<20221004151200.1275636-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-04T15:12:00","name":"[RESEND,1/1] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/mbox/"},{"id":1687,"url":"https://patchwork.plctlab.org/api/1.2/patches/1687/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/","msgid":"<20221004152132.GA1906@delia.home>","list_archive_url":null,"date":"2022-10-04T15:21:33","name":"Add --without-makeinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/mbox/"},{"id":1688,"url":"https://patchwork.plctlab.org/api/1.2/patches/1688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:52","name":"[GCC13,V5,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/mbox/"},{"id":1689,"url":"https://patchwork.plctlab.org/api/1.2/patches/1689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:53","name":"[GCC13,V5,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/mbox/"},{"id":1692,"url":"https://patchwork.plctlab.org/api/1.2/patches/1692/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:38:51","name":"aarch64: Define __ARM_FEATURE_RCPC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/mbox/"},{"id":1693,"url":"https://patchwork.plctlab.org/api/1.2/patches/1693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/","msgid":"<20221004164624.558722-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:24","name":"[committed] libstdc++: Refactor seed sequence constraints in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/mbox/"},{"id":1694,"url":"https://patchwork.plctlab.org/api/1.2/patches/1694/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/","msgid":"<20221004164631.558750-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:31","name":"[committed] libstdc++: Use new built-ins __remove_cv, __remove_reference etc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/mbox/"},{"id":1695,"url":"https://patchwork.plctlab.org/api/1.2/patches/1695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/","msgid":"<20221004164637.558771-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:37","name":"[committed] libstdc++: Fix test FAIL for old std::string ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/mbox/"},{"id":1696,"url":"https://patchwork.plctlab.org/api/1.2/patches/1696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/","msgid":"<20221004165109.559028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:51:09","name":"[RFC] libstdc++: Generate error_constants.h from [PR104883]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/mbox/"},{"id":1697,"url":"https://patchwork.plctlab.org/api/1.2/patches/1697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:06:21","name":"improved const shifts for AVR targets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/mbox/"},{"id":1698,"url":"https://patchwork.plctlab.org/api/1.2/patches/1698/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:22:35","name":"[AArch64] Improve immediate expansion [PR106583]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1699,"url":"https://patchwork.plctlab.org/api/1.2/patches/1699/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/","msgid":"<20221004173631.2958133-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:36:31","name":"c++ modules: lazy loading from within template [PR99377]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/mbox/"},{"id":1700,"url":"https://patchwork.plctlab.org/api/1.2/patches/1700/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/","msgid":"<20221004175221.1493497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:52:21","name":"[COMMITTED] Remove assert from set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/mbox/"},{"id":1701,"url":"https://patchwork.plctlab.org/api/1.2/patches/1701/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/","msgid":"","list_archive_url":null,"date":"2022-10-04T19:27:11","name":"Fortran: reject procedures and procedure pointers as output item [PR107074]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/mbox/"},{"id":1703,"url":"https://patchwork.plctlab.org/api/1.2/patches/1703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/","msgid":"","list_archive_url":null,"date":"2022-10-04T21:19:56","name":"Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/mbox/"},{"id":1704,"url":"https://patchwork.plctlab.org/api/1.2/patches/1704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/","msgid":"<20221004225229.3104706-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-04T22:52:29","name":"[pushed] c++: fix debug info for array temporary [PR107154]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/mbox/"},{"id":1705,"url":"https://patchwork.plctlab.org/api/1.2/patches/1705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T23:06:21","name":"[v2] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/mbox/"},{"id":1706,"url":"https://patchwork.plctlab.org/api/1.2/patches/1706/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/","msgid":"<20221005002418.710712-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:18","name":"[committed] analyzer: widening_svalues take a function_point rather than a program_point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/mbox/"},{"id":1707,"url":"https://patchwork.plctlab.org/api/1.2/patches/1707/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/","msgid":"<20221005002423.710736-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:23","name":"[committed] analyzer: fold -(-(VAL)) to VAL","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/mbox/"},{"id":1709,"url":"https://patchwork.plctlab.org/api/1.2/patches/1709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/","msgid":"<20221005002427.710760-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:27","name":"[committed] analyzer: move region_model_manager decl to its own header","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/mbox/"},{"id":1708,"url":"https://patchwork.plctlab.org/api/1.2/patches/1708/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/","msgid":"<20221005002431.710784-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:31","name":"[committed] analyzer: revamp side-effects of call summaries [PR107072]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/mbox/"},{"id":1720,"url":"https://patchwork.plctlab.org/api/1.2/patches/1720/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T09:55:21","name":"c++, c, v3: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/mbox/"},{"id":1721,"url":"https://patchwork.plctlab.org/api/1.2/patches/1721/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/","msgid":"<52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz>","list_archive_url":null,"date":"2022-10-05T10:15:33","name":"[pushed] testsuite: mark a test with xfail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/mbox/"},{"id":1722,"url":"https://patchwork.plctlab.org/api/1.2/patches/1722/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/","msgid":"<7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:35:10","name":"[pushed] analyzer: remove unused variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/mbox/"},{"id":1723,"url":"https://patchwork.plctlab.org/api/1.2/patches/1723/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:41:37","name":"IPA: support -flto + -flive-patching=inline-clone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/mbox/"},{"id":1724,"url":"https://patchwork.plctlab.org/api/1.2/patches/1724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/","msgid":"<6876baac-15f9-0450-72ec-1f0b85348392@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:42:37","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/mbox/"},{"id":1725,"url":"https://patchwork.plctlab.org/api/1.2/patches/1725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:49:40","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/mbox/"},{"id":1728,"url":"https://patchwork.plctlab.org/api/1.2/patches/1728/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1726,"url":"https://patchwork.plctlab.org/api/1.2/patches/1726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:03","name":"[2/2] Split edge when edge locus and dest don'\''t match","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1727,"url":"https://patchwork.plctlab.org/api/1.2/patches/1727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:04:51","name":"c++: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/mbox/"},{"id":1729,"url":"https://patchwork.plctlab.org/api/1.2/patches/1729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/","msgid":"<20221005122154.1579701-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:21:53","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/mbox/"},{"id":1730,"url":"https://patchwork.plctlab.org/api/1.2/patches/1730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/","msgid":"<20221005122236.1579762-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:35","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/mbox/"},{"id":1731,"url":"https://patchwork.plctlab.org/api/1.2/patches/1731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/","msgid":"<20221005122236.1579762-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:36","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Take into account nonzero mask in popcount.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/mbox/"},{"id":1732,"url":"https://patchwork.plctlab.org/api/1.2/patches/1732/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:30:22","name":"[AArch64] Improve bit tests [PR105773]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1733,"url":"https://patchwork.plctlab.org/api/1.2/patches/1733/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/","msgid":"<20221005124628.701564-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:46:28","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/mbox/"},{"id":1734,"url":"https://patchwork.plctlab.org/api/1.2/patches/1734/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/","msgid":"<20221005131611.703378-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:16:11","name":"[committed] libtdc++: Regenerate Makefile.in after freestanding header changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/mbox/"},{"id":1735,"url":"https://patchwork.plctlab.org/api/1.2/patches/1735/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/","msgid":"<20221005134932.1584257-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:49:32","name":"[COMMITTED] range-op: Keep nonzero mask up to date with truncating casts.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/mbox/"},{"id":1736,"url":"https://patchwork.plctlab.org/api/1.2/patches/1736/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/","msgid":"<20221005141023.3206443-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-05T14:10:23","name":"[pushed] c++: lvalue_kind tweak","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/mbox/"},{"id":1737,"url":"https://patchwork.plctlab.org/api/1.2/patches/1737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/","msgid":"<20221005145639.273140-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-05T14:56:39","name":"[v2] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1738,"url":"https://patchwork.plctlab.org/api/1.2/patches/1738/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/","msgid":"<4094054.1IzOArtZ34@fomalhaut>","list_archive_url":null,"date":"2022-10-05T15:36:48","name":"Fix wrong code generated by unroll-and-jam pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/mbox/"},{"id":1739,"url":"https://patchwork.plctlab.org/api/1.2/patches/1739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/","msgid":"<20221005175630.748655-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:30","name":"[committed] analyzer: fix ICEs seen with call summaries on PR 107060","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/mbox/"},{"id":1740,"url":"https://patchwork.plctlab.org/api/1.2/patches/1740/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/","msgid":"<20221005175634.748680-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:34","name":"[committed] analyzer: simplify some includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/mbox/"},{"id":1741,"url":"https://patchwork.plctlab.org/api/1.2/patches/1741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/","msgid":"<20221005181127.749161-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T18:11:27","name":"[committed] analyzer: add regression test for PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/mbox/"},{"id":1742,"url":"https://patchwork.plctlab.org/api/1.2/patches/1742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/","msgid":"<29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz>","list_archive_url":null,"date":"2022-10-05T18:41:48","name":"[pushed] contrib: run fetch before pushing Daily bump","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/mbox/"},{"id":1744,"url":"https://patchwork.plctlab.org/api/1.2/patches/1744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/","msgid":"<19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:39","name":"[1/3] rs6000: Remove \"wD\" from *vsx_extract__store","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1743,"url":"https://patchwork.plctlab.org/api/1.2/patches/1743/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T19:08:40","name":"[2/3] rs6000: Rework vsx_extract_","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1745,"url":"https://patchwork.plctlab.org/api/1.2/patches/1745/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/","msgid":"<0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:41","name":"[3/3] rs6000: Remove the wD constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1747,"url":"https://patchwork.plctlab.org/api/1.2/patches/1747/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:19","name":"[GCC13,V6,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/mbox/"},{"id":1746,"url":"https://patchwork.plctlab.org/api/1.2/patches/1746/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:20","name":"[GCC13,V6,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/mbox/"},{"id":1748,"url":"https://patchwork.plctlab.org/api/1.2/patches/1748/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/","msgid":"<20221005212744.640285-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-05T21:27:44","name":"c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/mbox/"},{"id":1749,"url":"https://patchwork.plctlab.org/api/1.2/patches/1749/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-06T01:21:22","name":"c: C2x typeof","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/mbox/"},{"id":1750,"url":"https://patchwork.plctlab.org/api/1.2/patches/1750/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/","msgid":"<20221006020226.3629040-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T02:02:26","name":"c++: remove optimize_specialization_lookup_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/mbox/"},{"id":1753,"url":"https://patchwork.plctlab.org/api/1.2/patches/1753/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/","msgid":"<20221006062318.1709996-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:16","name":"[COMMITTED] Do not double print INF and NAN in frange pretty printer.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/mbox/"},{"id":1755,"url":"https://patchwork.plctlab.org/api/1.2/patches/1755/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/","msgid":"<20221006062318.1709996-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:17","name":"[COMMITTED] Do not check finite_operands_p twice in range-ops-float.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/mbox/"},{"id":1754,"url":"https://patchwork.plctlab.org/api/1.2/patches/1754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/","msgid":"<20221006062318.1709996-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:18","name":"[COMMITTED] Setting explicit NANs sets UNDEFINED for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/mbox/"},{"id":1756,"url":"https://patchwork.plctlab.org/api/1.2/patches/1756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T08:42:42","name":"[committed] openmp: Map holds clause to IFN_ASSUME for C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/mbox/"},{"id":1757,"url":"https://patchwork.plctlab.org/api/1.2/patches/1757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/","msgid":"<20221006091056.1480675-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-06T09:10:56","name":"[committed] arc: Remove max-page-size and common-page-size forced setting","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/mbox/"},{"id":1758,"url":"https://patchwork.plctlab.org/api/1.2/patches/1758/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/","msgid":"<045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz>","list_archive_url":null,"date":"2022-10-06T09:16:17","name":"[pushed] git_update_version: add robust logging","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/mbox/"},{"id":1759,"url":"https://patchwork.plctlab.org/api/1.2/patches/1759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/","msgid":"<20221006092544.260196-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:25:44","name":"[COMMITED] ada: Fix spurious warning on unreferenced refinement constituents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/mbox/"},{"id":1760,"url":"https://patchwork.plctlab.org/api/1.2/patches/1760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/","msgid":"<20221006092643.260420-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:26:43","name":"[COMMITED] ada: Disable slice-of-component optimization in some cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/mbox/"},{"id":1761,"url":"https://patchwork.plctlab.org/api/1.2/patches/1761/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/","msgid":"<20221006092734.260579-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:27:34","name":"[COMMITED] ada: Do not issue compiler warnings in GNATprove mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/mbox/"},{"id":1762,"url":"https://patchwork.plctlab.org/api/1.2/patches/1762/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/","msgid":"<20221006092810.260715-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:10","name":"[COMMITED] ada: Clean up slice-of-component optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/mbox/"},{"id":1763,"url":"https://patchwork.plctlab.org/api/1.2/patches/1763/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092840.607374-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:28:39","name":"[v2] aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1764,"url":"https://patchwork.plctlab.org/api/1.2/patches/1764/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/","msgid":"<20221006092847.260877-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:47","name":"[COMMITED] ada: Accessibility error incorrectly flagged on call within Pre'\''Class expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/mbox/"},{"id":1765,"url":"https://patchwork.plctlab.org/api/1.2/patches/1765/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/","msgid":"<20221006092929.261152-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:29","name":"[COMMITED] ada: Incorrect inferences drawn from if/elsif/while conditions with -gnatVo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/mbox/"},{"id":1767,"url":"https://patchwork.plctlab.org/api/1.2/patches/1767/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/","msgid":"<20221006092943.261301-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:43","name":"[COMMITED] ada: Add C declarations for Storage Model support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/mbox/"},{"id":1766,"url":"https://patchwork.plctlab.org/api/1.2/patches/1766/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/","msgid":"<20221006092951.261362-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[COMMITED] ada: Fix inserting of validity checks in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/mbox/"},{"id":1768,"url":"https://patchwork.plctlab.org/api/1.2/patches/1768/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092951.607412-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[v2] aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1772,"url":"https://patchwork.plctlab.org/api/1.2/patches/1772/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/","msgid":"<20221006093006.261475-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:06","name":"[COMMITED] ada: stack scrubbing: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/mbox/"},{"id":1769,"url":"https://patchwork.plctlab.org/api/1.2/patches/1769/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/","msgid":"<20221006093051.261719-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:51","name":"[COMMITED] ada: hardened booleans: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/mbox/"},{"id":1770,"url":"https://patchwork.plctlab.org/api/1.2/patches/1770/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/","msgid":"<20221006093108.261899-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:08","name":"[COMMITED] ada: hardened conditionals: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/mbox/"},{"id":1771,"url":"https://patchwork.plctlab.org/api/1.2/patches/1771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/","msgid":"<20221006093112.261959-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:12","name":"[COMMITED] ada: Cleanup related to lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/mbox/"},{"id":1773,"url":"https://patchwork.plctlab.org/api/1.2/patches/1773/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/","msgid":"<20221006093127.262068-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:27","name":"[COMMITED] ada: Reject conditional goto in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/mbox/"},{"id":1774,"url":"https://patchwork.plctlab.org/api/1.2/patches/1774/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/","msgid":"<20221006093142.262226-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:42","name":"[COMMITED] ada: Minor potential bug in sem_ch6.adb","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/mbox/"},{"id":1775,"url":"https://patchwork.plctlab.org/api/1.2/patches/1775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/","msgid":"<20221006093147.262286-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:47","name":"[COMMITED] ada: Implementation of support for storage models in gigi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/mbox/"},{"id":1778,"url":"https://patchwork.plctlab.org/api/1.2/patches/1778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/","msgid":"<20221006100752.1E029383FB9B@sourceware.org>","list_archive_url":null,"date":"2022-10-06T10:07:08","name":"tree-optimization/107107 - tail-merging VN wrong-code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/mbox/"},{"id":1779,"url":"https://patchwork.plctlab.org/api/1.2/patches/1779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/","msgid":"<20221006105110.1719060-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T10:51:10","name":"[RFC] Add op1_range for __builtin_signbit.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/mbox/"},{"id":1780,"url":"https://patchwork.plctlab.org/api/1.2/patches/1780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T10:55:01","name":"openmp: Map holds clause to IFN_ASSUME for Fortran","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/mbox/"},{"id":1782,"url":"https://patchwork.plctlab.org/api/1.2/patches/1782/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/","msgid":"<20221006122037.48AAF3839DFC@sourceware.org>","list_archive_url":null,"date":"2022-10-06T12:19:53","name":"middle-end/107115 - avoid bogus redundant store removal during RTL expansion","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/mbox/"},{"id":1783,"url":"https://patchwork.plctlab.org/api/1.2/patches/1783/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/","msgid":"<20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-06T14:34:00","name":"[RFC] c++: parser - Support for target address spaces in C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1784,"url":"https://patchwork.plctlab.org/api/1.2/patches/1784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T14:49:43","name":"[v2] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/mbox/"},{"id":1785,"url":"https://patchwork.plctlab.org/api/1.2/patches/1785/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/","msgid":"<55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com>","list_archive_url":null,"date":"2022-10-06T16:01:36","name":"gcc-12: FTBFS on hurd-i386","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/mbox/"},{"id":1786,"url":"https://patchwork.plctlab.org/api/1.2/patches/1786/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/","msgid":"<20221006161916.4118820-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T16:19:16","name":"c++ modules: static var in inline function [PR104433]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/mbox/"},{"id":1787,"url":"https://patchwork.plctlab.org/api/1.2/patches/1787/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T17:20:44","name":"c++, v2: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/mbox/"},{"id":1788,"url":"https://patchwork.plctlab.org/api/1.2/patches/1788/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/","msgid":"<2601473.BddDVKsqQX@fomalhaut>","list_archive_url":null,"date":"2022-10-06T17:25:53","name":"Reduce DF computation at -O0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/mbox/"},{"id":1789,"url":"https://patchwork.plctlab.org/api/1.2/patches/1789/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/","msgid":"<4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com>","list_archive_url":null,"date":"2022-10-06T17:38:09","name":"Fix gdb FilteringTypePrinter (again)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/mbox/"},{"id":1790,"url":"https://patchwork.plctlab.org/api/1.2/patches/1790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/","msgid":"<20221006182251.3453018-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-06T18:22:51","name":"[RFA] gimplify: prevent some C++ temporary elision","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/mbox/"},{"id":1791,"url":"https://patchwork.plctlab.org/api/1.2/patches/1791/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T18:29:05","name":"c++, v3: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/mbox/"},{"id":1792,"url":"https://patchwork.plctlab.org/api/1.2/patches/1792/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/","msgid":"<20221006190255.361385-1-cf.natali@gmail.com>","list_archive_url":null,"date":"2022-10-06T19:02:56","name":"[v2] libstdc++: basic_filebuf: don'\''t flush more often than necessary.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/mbox/"},{"id":1794,"url":"https://patchwork.plctlab.org/api/1.2/patches/1794/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/","msgid":"<20221006195038.807580-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:38","name":"[committed] analyzer: fixes to call_summary_replay::dump_to_pp","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/mbox/"},{"id":1793,"url":"https://patchwork.plctlab.org/api/1.2/patches/1793/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/","msgid":"<20221006195043.807604-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:43","name":"[committed] analyzer: fix another ICE in PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/mbox/"},{"id":1795,"url":"https://patchwork.plctlab.org/api/1.2/patches/1795/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/","msgid":"<20221006204035.1796190-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T20:40:35","name":"[COMMITTED,PR107170] Avoid copying incompatible types in legacy VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/mbox/"},{"id":1796,"url":"https://patchwork.plctlab.org/api/1.2/patches/1796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:29:57","name":"[rs6000] Fix addg6s builtin with long long parameters. (PR100693)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/mbox/"},{"id":1797,"url":"https://patchwork.plctlab.org/api/1.2/patches/1797/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:43:23","name":"[v3] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/mbox/"},{"id":1798,"url":"https://patchwork.plctlab.org/api/1.2/patches/1798/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T22:19:09","name":"[committed] libgcc, arc: Fix build","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/mbox/"},{"id":1799,"url":"https://patchwork.plctlab.org/api/1.2/patches/1799/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:12:47","name":"[v3] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/mbox/"},{"id":1800,"url":"https://patchwork.plctlab.org/api/1.2/patches/1800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:15:39","name":"Go patch committed: better argument checking for builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/mbox/"},{"id":1802,"url":"https://patchwork.plctlab.org/api/1.2/patches/1802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/","msgid":"<20221007040325.21276-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-07T04:03:25","name":"PR middle-end/88345: Honor -falign-functions=N even optimized for size.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/mbox/"},{"id":1804,"url":"https://patchwork.plctlab.org/api/1.2/patches/1804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-07T07:11:12","name":"[committed] Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/mbox/"},{"id":1805,"url":"https://patchwork.plctlab.org/api/1.2/patches/1805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-07T08:11:39","name":"[pushed] remove dead variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/mbox/"},{"id":1806,"url":"https://patchwork.plctlab.org/api/1.2/patches/1806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/","msgid":"<4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:24:17","name":"[pushed] fix clang warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/mbox/"},{"id":1807,"url":"https://patchwork.plctlab.org/api/1.2/patches/1807/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/","msgid":"<844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:35:35","name":"[pushed] libdecnumber: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/mbox/"},{"id":1808,"url":"https://patchwork.plctlab.org/api/1.2/patches/1808/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/","msgid":"<22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz>","list_archive_url":null,"date":"2022-10-07T09:36:24","name":"[pushed] contrib: remove extra fetch from git_update_version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/mbox/"},{"id":1809,"url":"https://patchwork.plctlab.org/api/1.2/patches/1809/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/","msgid":"<20221007114350.1212377-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:43:50","name":"[committed] libstdc++: Use bold style for DR titles in the manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/mbox/"},{"id":1810,"url":"https://patchwork.plctlab.org/api/1.2/patches/1810/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/","msgid":"<20221007115701.1226696-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:01","name":"[committed] libstdc++: Shuffle header dependencies of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/mbox/"},{"id":1811,"url":"https://patchwork.plctlab.org/api/1.2/patches/1811/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/","msgid":"<20221007115713.1226717-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:13","name":"[committed] libstdc++: Add --disable-libstdcxx-hosted as an alias for hosted-libstdcxx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/mbox/"},{"id":1812,"url":"https://patchwork.plctlab.org/api/1.2/patches/1812/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/","msgid":"<20221007122659.274CA13A3D@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-07T12:26:56","name":"tree-optimization/107153 - autopar SSA update issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/mbox/"},{"id":1813,"url":"https://patchwork.plctlab.org/api/1.2/patches/1813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/","msgid":"<44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org>","list_archive_url":null,"date":"2022-10-07T12:27:40","name":"c++: Lambda context mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/mbox/"},{"id":1814,"url":"https://patchwork.plctlab.org/api/1.2/patches/1814/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/","msgid":"<20221007132828.335317-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-07T13:28:29","name":"[v3] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1815,"url":"https://patchwork.plctlab.org/api/1.2/patches/1815/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/","msgid":"<20221007134901.5078-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-07T13:49:01","name":"doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/mbox/"},{"id":1816,"url":"https://patchwork.plctlab.org/api/1.2/patches/1816/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/","msgid":"<7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org>","list_archive_url":null,"date":"2022-10-07T14:22:18","name":"libiberty: Demangle variadic template lambdas","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/mbox/"},{"id":1817,"url":"https://patchwork.plctlab.org/api/1.2/patches/1817/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/","msgid":"<798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com>","list_archive_url":null,"date":"2022-10-07T14:26:58","name":"[v5] libgomp/nvptx: Prepare for reverse-offload callback handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/mbox/"},{"id":1818,"url":"https://patchwork.plctlab.org/api/1.2/patches/1818/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/","msgid":"<20221007150952.102429-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:09:52","name":"c++ modules: ICE with bitfield member in class template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/mbox/"},{"id":1819,"url":"https://patchwork.plctlab.org/api/1.2/patches/1819/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/","msgid":"<20221007155452.1299670-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:54:52","name":"libstdc++: Allow emergency EH alloc pool size to be tuned [PR68606]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/mbox/"},{"id":1820,"url":"https://patchwork.plctlab.org/api/1.2/patches/1820/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T16:10:28","name":"[v4] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/mbox/"},{"id":1821,"url":"https://patchwork.plctlab.org/api/1.2/patches/1821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/","msgid":"<20221007164509.854924-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-07T16:45:09","name":"[committed] analyzer: extract bits from integer constants [PR105783]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/mbox/"},{"id":1822,"url":"https://patchwork.plctlab.org/api/1.2/patches/1822/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/","msgid":"<43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr>","list_archive_url":null,"date":"2022-10-07T20:26:18","name":"[v3] Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/mbox/"},{"id":1823,"url":"https://patchwork.plctlab.org/api/1.2/patches/1823/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/","msgid":"<20221007204506.cokw3lkkn5aequ5h@begin>","list_archive_url":null,"date":"2022-10-07T20:45:06","name":"[PATCHv2] libstdc++: Mark pieces of gnu-linux/os_support.h linux-specific","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/mbox/"},{"id":1824,"url":"https://patchwork.plctlab.org/api/1.2/patches/1824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:08:22","name":"[v4] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/mbox/"},{"id":1825,"url":"https://patchwork.plctlab.org/api/1.2/patches/1825/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:26:03","name":"[v5] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/mbox/"},{"id":1826,"url":"https://patchwork.plctlab.org/api/1.2/patches/1826/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/","msgid":"<20221008002758.3749441-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-08T00:27:58","name":"[pushed] c++: track whether we expect a TARGET_EXPR to be elided","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/mbox/"},{"id":1835,"url":"https://patchwork.plctlab.org/api/1.2/patches/1835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/","msgid":"<5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-08T21:18:04","name":"preprocessor: Fix tracking of system header state [PR60014, PR60723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/mbox/"},{"id":1837,"url":"https://patchwork.plctlab.org/api/1.2/patches/1837/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/","msgid":"<20221009114049.29943-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:48","name":"[committed] pru: Optimize DI shifts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/mbox/"},{"id":1838,"url":"https://patchwork.plctlab.org/api/1.2/patches/1838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/","msgid":"<20221009114049.29943-2-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:49","name":"[committed] pru: Add cbranchdi4 pattern","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/mbox/"},{"id":1839,"url":"https://patchwork.plctlab.org/api/1.2/patches/1839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/","msgid":"","list_archive_url":null,"date":"2022-10-09T18:57:06","name":"Fortran: fix check of polymorphic elements in data transfers [PR100971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/mbox/"},{"id":1840,"url":"https://patchwork.plctlab.org/api/1.2/patches/1840/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T21:51:34","name":"[v4,1/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1841,"url":"https://patchwork.plctlab.org/api/1.2/patches/1841/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/","msgid":"<8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:35","name":"[v4,2/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1843,"url":"https://patchwork.plctlab.org/api/1.2/patches/1843/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/","msgid":"<2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:36","name":"[v4,3/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1842,"url":"https://patchwork.plctlab.org/api/1.2/patches/1842/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/","msgid":"<3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:37","name":"[v4,4/4] OpenMP/OpenACC: Unordered/non-constant component offset struct mapping","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/mbox/"},{"id":1846,"url":"https://patchwork.plctlab.org/api/1.2/patches/1846/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/","msgid":"<20221010012601.2741373-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-10T01:26:01","name":"[x86] Fix unrecognizable insn of cvtss2si.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/mbox/"},{"id":1847,"url":"https://patchwork.plctlab.org/api/1.2/patches/1847/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/","msgid":"<20221010072902.3669746-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:58","name":"[committed,1/5] arc: Fix enter pattern instruction'\''s offsets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/mbox/"},{"id":1848,"url":"https://patchwork.plctlab.org/api/1.2/patches/1848/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/","msgid":"<20221010072902.3669746-2-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:59","name":"[committed,2/5] arc: Remove Rcr constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/mbox/"},{"id":1850,"url":"https://patchwork.plctlab.org/api/1.2/patches/1850/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/","msgid":"<20221010072902.3669746-3-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:00","name":"[committed,3/5] arc: Remove Rcw constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/mbox/"},{"id":1851,"url":"https://patchwork.plctlab.org/api/1.2/patches/1851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/","msgid":"<20221010072902.3669746-4-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:01","name":"[committed,4/5] arc: Remove Rcq constraint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/mbox/"},{"id":1849,"url":"https://patchwork.plctlab.org/api/1.2/patches/1849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/","msgid":"<20221010072902.3669746-5-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:02","name":"[committed,5/5] arc: Remove obsolete mRcq and mRcw options.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/mbox/"},{"id":1852,"url":"https://patchwork.plctlab.org/api/1.2/patches/1852/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T07:40:14","name":"[committed] openmp, fortran: Fix up IFN_ASSUME call","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/mbox/"},{"id":1853,"url":"https://patchwork.plctlab.org/api/1.2/patches/1853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:20:38","name":"[GCC] arm: Add cde feature support for Cortex-M55 CPU.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/mbox/"},{"id":1854,"url":"https://patchwork.plctlab.org/api/1.2/patches/1854/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:54:42","name":"middle-end IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/mbox/"},{"id":1855,"url":"https://patchwork.plctlab.org/api/1.2/patches/1855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T10:07:07","name":"Require fgraphite effective target for pr107153.c test [PR107153]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/mbox/"},{"id":1856,"url":"https://patchwork.plctlab.org/api/1.2/patches/1856/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/","msgid":"<20221010110339.E9E2513479@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-10T11:03:39","name":"[RFT] Vectorization of first-order recurrences","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/mbox/"},{"id":1857,"url":"https://patchwork.plctlab.org/api/1.2/patches/1857/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/","msgid":"<20221010112005.1523979-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-10T11:20:05","name":"[committed] libstdc++: std::make_signed_t should be ill-formed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/mbox/"},{"id":1862,"url":"https://patchwork.plctlab.org/api/1.2/patches/1862/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/","msgid":"<20221010124946.154152-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:42","name":"[COMMITTED] Return non-legacy ranges in range.h.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/mbox/"},{"id":1859,"url":"https://patchwork.plctlab.org/api/1.2/patches/1859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/","msgid":"<20221010124946.154152-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:43","name":"[COMMITTED] x UNORD x should set NAN on the TRUE side (and !NAN on the FALSE side).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/mbox/"},{"id":1858,"url":"https://patchwork.plctlab.org/api/1.2/patches/1858/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/","msgid":"<20221010124946.154152-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:44","name":"[COMMITTED] The true side of x != x should set NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/mbox/"},{"id":1861,"url":"https://patchwork.plctlab.org/api/1.2/patches/1861/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/","msgid":"<20221010124946.154152-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:45","name":"[COMMITTED] Add frange::maybe_isnan (bool sign).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/mbox/"},{"id":1860,"url":"https://patchwork.plctlab.org/api/1.2/patches/1860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/","msgid":"<20221010124946.154152-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:46","name":"[COMMITTED] Make range-op-float entries public.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/mbox/"},{"id":1863,"url":"https://patchwork.plctlab.org/api/1.2/patches/1863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/","msgid":"<20221010131315.13580-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:13:15","name":"[committed] RISC-V: Add newline to the end of file [NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/mbox/"},{"id":1864,"url":"https://patchwork.plctlab.org/api/1.2/patches/1864/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/","msgid":"<20221010131418.13632-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:18","name":"[committed] RISC-V: Adjust testcase for rvv/base/user-1.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/mbox/"},{"id":1865,"url":"https://patchwork.plctlab.org/api/1.2/patches/1865/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/","msgid":"<20221010131436.13678-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:36","name":"[committed] RISC-V: Add riscv_vector.h wrapper in testsuite to prevent pull in stdint.h from C library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/mbox/"},{"id":1866,"url":"https://patchwork.plctlab.org/api/1.2/patches/1866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134322.169275-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:43:22","name":"RISC-V: Add missing vsetvl instruction type.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1867,"url":"https://patchwork.plctlab.org/api/1.2/patches/1867/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134928.171673-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:49:28","name":"RISC-V: move struct vector_type_info from *.h to *.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1868,"url":"https://patchwork.plctlab.org/api/1.2/patches/1868/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/","msgid":"<20221010135721.173181-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:57:21","name":"RISC-V: move struct vector_type_info from *.h to *.cc and change \"user_name\" into \"name\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1869,"url":"https://patchwork.plctlab.org/api/1.2/patches/1869/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/","msgid":"<20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-10T14:11:41","name":"[RFC] Add support for vectors in comparisons (like the C++ frontend does)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1870,"url":"https://patchwork.plctlab.org/api/1.2/patches/1870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/","msgid":"<87fsfviww8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-10T14:19:35","name":"Restore default '\''sorry'\'' '\''TARGET_ASM_CONSTRUCTOR'\'', '\''TARGET_ASM_DESTRUCTOR'\'' (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1876,"url":"https://patchwork.plctlab.org/api/1.2/patches/1876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"1/19 modula2 front end: changes outside gcc/m2, libgm2 and gcc/testsuite.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/mbox/"},{"id":1874,"url":"https://patchwork.plctlab.org/api/1.2/patches/1874/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"2/19 modula2 front end: Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/mbox/"},{"id":1882,"url":"https://patchwork.plctlab.org/api/1.2/patches/1882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"4/19 modula2 front end: libgm2/libm2pim contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/mbox/"},{"id":1872,"url":"https://patchwork.plctlab.org/api/1.2/patches/1872/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"3/19 modula2 front end: gm2 driver files.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/mbox/"},{"id":1871,"url":"https://patchwork.plctlab.org/api/1.2/patches/1871/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"7/19 modula2 front end: libgm2/libm2log contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/mbox/"},{"id":1873,"url":"https://patchwork.plctlab.org/api/1.2/patches/1873/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"6/19 modula2 front end: libgm2/libm2min contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/mbox/"},{"id":1881,"url":"https://patchwork.plctlab.org/api/1.2/patches/1881/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"5/19 modula2 front end: libgm2/libm2iso contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/mbox/"},{"id":1875,"url":"https://patchwork.plctlab.org/api/1.2/patches/1875/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"8/19 modula2 front end: libgm2 contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/mbox/"},{"id":1877,"url":"https://patchwork.plctlab.org/api/1.2/patches/1877/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"9/19 modula2 front end: plugin source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/mbox/"},{"id":1884,"url":"https://patchwork.plctlab.org/api/1.2/patches/1884/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"10/19 modula2 front end: gimple interface header files *.h and *.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/mbox/"},{"id":1883,"url":"https://patchwork.plctlab.org/api/1.2/patches/1883/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"11/19 modula2 front end: gimple interface *[a-d]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/mbox/"},{"id":1887,"url":"https://patchwork.plctlab.org/api/1.2/patches/1887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:23","name":"12/19 modula2 front end: gimple interface *[e-f]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/mbox/"},{"id":1879,"url":"https://patchwork.plctlab.org/api/1.2/patches/1879/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"14/19 modula2 front end: gimple interface remainder","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/mbox/"},{"id":1878,"url":"https://patchwork.plctlab.org/api/1.2/patches/1878/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"13/19 modula2 front end: gimple interface *[g-m]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/mbox/"},{"id":1885,"url":"https://patchwork.plctlab.org/api/1.2/patches/1885/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"16/19 modula2 front end: bootstrap and documentation tools","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/mbox/"},{"id":1886,"url":"https://patchwork.plctlab.org/api/1.2/patches/1886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"15/19 modula2 front end: cc1gm2 additional non modula2 source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/mbox/"},{"id":1880,"url":"https://patchwork.plctlab.org/api/1.2/patches/1880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:26","name":"17/19 modula2 front end: dejagnu expect library scripts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/mbox/"},{"id":1888,"url":"https://patchwork.plctlab.org/api/1.2/patches/1888/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/","msgid":"<20221010185829.312666-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T18:58:29","name":"Avoid calling tracer.trailer() twice.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/mbox/"},{"id":1889,"url":"https://patchwork.plctlab.org/api/1.2/patches/1889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T19:18:01","name":"[v5] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/mbox/"},{"id":1891,"url":"https://patchwork.plctlab.org/api/1.2/patches/1891/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:27:29","name":"Go patch committed: Only build thunk struct type when needed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/mbox/"},{"id":1892,"url":"https://patchwork.plctlab.org/api/1.2/patches/1892/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:46:29","name":"Go patch committed: Treat S(\"\") as a string constant","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/mbox/"},{"id":1896,"url":"https://patchwork.plctlab.org/api/1.2/patches/1896/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T00:36:59","name":"[ICE] Fix for PR107193.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1898,"url":"https://patchwork.plctlab.org/api/1.2/patches/1898/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/","msgid":"<20221011025113.624107-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T02:51:13","name":"libstdc++: Implement ranges::repeat_view from P2474R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/mbox/"},{"id":1899,"url":"https://patchwork.plctlab.org/api/1.2/patches/1899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T04:46:35","name":"[committed,PR,rtl-optimization/107182] Clear EDGE_CROSSING for jump->ret optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/mbox/"},{"id":1900,"url":"https://patchwork.plctlab.org/api/1.2/patches/1900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/","msgid":"<20221011044820.312228-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T04:48:20","name":"RISC-V: Move function place to make it looks better.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1901,"url":"https://patchwork.plctlab.org/api/1.2/patches/1901/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/","msgid":"<20221011061521.65729-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:15:21","name":"RISC-V: Refine register_builtin_types function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1902,"url":"https://patchwork.plctlab.org/api/1.2/patches/1902/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062159.69697-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:21:59","name":"RISC-V: Clang-format add_vector_attribute function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1903,"url":"https://patchwork.plctlab.org/api/1.2/patches/1903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062333.70907-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:23:33","name":"RISC-V: Remove TUPLE size macro define.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1904,"url":"https://patchwork.plctlab.org/api/1.2/patches/1904/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063156.115984-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:31:56","name":"RISC-V: Refine riscv-vector-builtins.o include files and makefile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1905,"url":"https://patchwork.plctlab.org/api/1.2/patches/1905/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063627.131177-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:36:27","name":"RISC-V: Clang-format vector_type_index.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1906,"url":"https://patchwork.plctlab.org/api/1.2/patches/1906/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/","msgid":"<746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz>","list_archive_url":null,"date":"2022-10-11T06:54:25","name":"[(pushed)] ranger: add override keyword","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/mbox/"},{"id":1907,"url":"https://patchwork.plctlab.org/api/1.2/patches/1907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T07:38:48","name":"[PATCH-1,rs6000] Generate permute index directly for little endian target [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/mbox/"},{"id":1908,"url":"https://patchwork.plctlab.org/api/1.2/patches/1908/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/","msgid":"<20221011080316.1778261-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-11T08:03:16","name":"[x86] Add define_insn_and_split to support general version of \"kxnor\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/mbox/"},{"id":1909,"url":"https://patchwork.plctlab.org/api/1.2/patches/1909/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/","msgid":"<20221011083137.336470-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T08:31:37","name":"[COMMITTED,PR107195] Set range to zero when nonzero mask is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/mbox/"},{"id":1913,"url":"https://patchwork.plctlab.org/api/1.2/patches/1913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/","msgid":"<45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:03","name":"[committed,1/6] amdgcn: add multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1910,"url":"https://patchwork.plctlab.org/api/1.2/patches/1910/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/","msgid":"<0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:04","name":"[committed,2/6] amdgcn: Resolve insn conditions at compile time","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1911,"url":"https://patchwork.plctlab.org/api/1.2/patches/1911/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/","msgid":"<5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:05","name":"[committed,3/6] amdgcn: Add vec_extract for partial vectors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1912,"url":"https://patchwork.plctlab.org/api/1.2/patches/1912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/","msgid":"<769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:06","name":"[committed,4/6] amdgcn: vec_init for multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1914,"url":"https://patchwork.plctlab.org/api/1.2/patches/1914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:07","name":"[committed,5/6] amdgcn: Add vector integer negate insn","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1915,"url":"https://patchwork.plctlab.org/api/1.2/patches/1915/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:08","name":"[committed,6/6] amdgcn: vector testsuite tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1916,"url":"https://patchwork.plctlab.org/api/1.2/patches/1916/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/","msgid":"<20221011111653.6CDD23857B99@sourceware.org>","list_archive_url":null,"date":"2022-10-11T11:15:24","name":"tree-optimization/107212 - SLP reduction of reduction paths","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/mbox/"},{"id":1917,"url":"https://patchwork.plctlab.org/api/1.2/patches/1917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/","msgid":"<84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org>","list_archive_url":null,"date":"2022-10-11T11:41:02","name":"libiberty: Demangling '\''M'\'' prefixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/mbox/"},{"id":1918,"url":"https://patchwork.plctlab.org/api/1.2/patches/1918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1919,"url":"https://patchwork.plctlab.org/api/1.2/patches/1919/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:03","name":"[2/2] gcov: test line count for label in then/else block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1920,"url":"https://patchwork.plctlab.org/api/1.2/patches/1920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:33:23","name":"c++: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/mbox/"},{"id":1921,"url":"https://patchwork.plctlab.org/api/1.2/patches/1921/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:36:48","name":"middle-end, v2: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/mbox/"},{"id":1922,"url":"https://patchwork.plctlab.org/api/1.2/patches/1922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/","msgid":"<20221011135136.369644-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:33","name":"[COMMITTED] Move TRUE case first in range-op.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/mbox/"},{"id":1923,"url":"https://patchwork.plctlab.org/api/1.2/patches/1923/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/","msgid":"<20221011135136.369644-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:34","name":"[COMMITTED] Share common ordered comparison code with UN*_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/mbox/"},{"id":1925,"url":"https://patchwork.plctlab.org/api/1.2/patches/1925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/","msgid":"<20221011135136.369644-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:35","name":"[COMMITTED] Implement op1_range operators for unordered comparisons.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/mbox/"},{"id":1924,"url":"https://patchwork.plctlab.org/api/1.2/patches/1924/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/","msgid":"<20221011135136.369644-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:36","name":"[COMMITTED] Implement ABS_EXPR operator for frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/mbox/"},{"id":1926,"url":"https://patchwork.plctlab.org/api/1.2/patches/1926/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/","msgid":"<20221011153507.784631-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T15:35:07","name":"c++ modules: ICE with templated friend and std namespace [PR100134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/mbox/"},{"id":1927,"url":"https://patchwork.plctlab.org/api/1.2/patches/1927/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/","msgid":"<20221011165750.328974-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T16:57:50","name":"testsuite: Only run -fcf-protection test on i?86/x86_64 [PR107213]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/mbox/"},{"id":1930,"url":"https://patchwork.plctlab.org/api/1.2/patches/1930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/","msgid":"","list_archive_url":null,"date":"2022-10-11T18:47:56","name":"Fortran: check types of source expressions before conversion [PR107215]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/mbox/"},{"id":1931,"url":"https://patchwork.plctlab.org/api/1.2/patches/1931/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/","msgid":"<20221011200003.695682-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T20:00:03","name":"c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/mbox/"},{"id":1932,"url":"https://patchwork.plctlab.org/api/1.2/patches/1932/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/","msgid":"","list_archive_url":null,"date":"2022-10-11T20:23:01","name":"Fortran: check types of operands of arithmetic binary operations [PR107217]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/mbox/"},{"id":1933,"url":"https://patchwork.plctlab.org/api/1.2/patches/1933/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/","msgid":"<20221011210156.7710-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:54","name":"[v2,1/3] doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/mbox/"},{"id":1935,"url":"https://patchwork.plctlab.org/api/1.2/patches/1935/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/","msgid":"<20221011210156.7710-3-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:55","name":"[v2,2/3] doc: -falign-functions is ignored under -Os","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/mbox/"},{"id":1934,"url":"https://patchwork.plctlab.org/api/1.2/patches/1934/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/","msgid":"<20221011210156.7710-4-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:56","name":"[v2,3/3] doc: -falign-functions is ignored for cold/size-optimized functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/mbox/"},{"id":1936,"url":"https://patchwork.plctlab.org/api/1.2/patches/1936/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/","msgid":"<20221011215831.67154-1-iain@sandoe.co.uk>","list_archive_url":null,"date":"2022-10-11T21:58:31","name":"coroutines: Use cp_build_init_expr consistently.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/mbox/"},{"id":1937,"url":"https://patchwork.plctlab.org/api/1.2/patches/1937/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/","msgid":"<2257020.ElGaqSPkdT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:42:30","name":"[Ada] Enable support for atomic primitives on SPARC/Linux","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/mbox/"},{"id":1938,"url":"https://patchwork.plctlab.org/api/1.2/patches/1938/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/","msgid":"<1908900.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:57:58","name":"Fix emit_group_store regression on big-endian","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/mbox/"},{"id":1939,"url":"https://patchwork.plctlab.org/api/1.2/patches/1939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/","msgid":"<20221012014236.301092-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-12T01:42:36","name":"RISC-V: Add new line at end of file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1940,"url":"https://patchwork.plctlab.org/api/1.2/patches/1940/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/","msgid":"<20221012025945.578-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T02:59:45","name":"Remove AVX512_VP2INTERSECT from PTA_SAPPHIRERAPIDS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/mbox/"},{"id":1942,"url":"https://patchwork.plctlab.org/api/1.2/patches/1942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/","msgid":"<20221012031605.2071672-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-12T03:16:06","name":"LoongArch: Fixed a bug in the loongarch architecture of libitm package.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/mbox/"},{"id":1943,"url":"https://patchwork.plctlab.org/api/1.2/patches/1943/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/","msgid":"<20221012064820.151529-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T06:48:20","name":"[V4] rs6000: cannot_force_const_mem for HIGH code rtx[PR106460]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/mbox/"},{"id":1945,"url":"https://patchwork.plctlab.org/api/1.2/patches/1945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/","msgid":"<20221012065050.412900-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:46","name":"[COMMITTED] Add default relation_kind to floating point range-op entries.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/mbox/"},{"id":1948,"url":"https://patchwork.plctlab.org/api/1.2/patches/1948/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/","msgid":"<20221012065050.412900-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:47","name":"[COMMITTED] Add an frange(type) constructor analogous to the irange version.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/mbox/"},{"id":1946,"url":"https://patchwork.plctlab.org/api/1.2/patches/1946/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/","msgid":"<20221012065050.412900-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:48","name":"[COMMITTED] Disable tree to bool conversion in frange::update_nan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/mbox/"},{"id":1944,"url":"https://patchwork.plctlab.org/api/1.2/patches/1944/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/","msgid":"<20221012065050.412900-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:49","name":"[COMMITTED] Add method to query the sign of a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/mbox/"},{"id":1947,"url":"https://patchwork.plctlab.org/api/1.2/patches/1947/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/","msgid":"<20221012065050.412900-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:50","name":"[COMMITTED] Add stubs for floating point range-op tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/mbox/"},{"id":1949,"url":"https://patchwork.plctlab.org/api/1.2/patches/1949/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/","msgid":"<6fb389c8-a541-ed41-1786-6325decae530@suse.cz>","list_archive_url":null,"date":"2022-10-12T07:32:30","name":"[(pushed)] regenerate configure files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/mbox/"},{"id":1950,"url":"https://patchwork.plctlab.org/api/1.2/patches/1950/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/","msgid":"<20221012075014.2922-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T07:50:14","name":"MAINTAINERS: Add myself for write after approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/mbox/"},{"id":1951,"url":"https://patchwork.plctlab.org/api/1.2/patches/1951/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/","msgid":"<63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T08:12:21","name":"[v2] rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/mbox/"},{"id":1952,"url":"https://patchwork.plctlab.org/api/1.2/patches/1952/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T08:23:50","name":"machmode: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/mbox/"},{"id":1953,"url":"https://patchwork.plctlab.org/api/1.2/patches/1953/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/","msgid":"<75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz>","list_archive_url":null,"date":"2022-10-12T08:52:47","name":"[COMMITTED] gcov: rename gcov_write_summary","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/mbox/"},{"id":1954,"url":"https://patchwork.plctlab.org/api/1.2/patches/1954/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-12T10:16:19","name":"Add condition coverage profiling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1955,"url":"https://patchwork.plctlab.org/api/1.2/patches/1955/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T11:07:34","name":"machmode, v2: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/mbox/"},{"id":1956,"url":"https://patchwork.plctlab.org/api/1.2/patches/1956/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/","msgid":"<20221012115252.1881060-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-12T11:52:52","name":"libgcc: Quote variable in Makefile.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/mbox/"},{"id":1957,"url":"https://patchwork.plctlab.org/api/1.2/patches/1957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T14:05:32","name":"libgomp: Add offload_device_gcn check, add requires-4a.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/mbox/"},{"id":1958,"url":"https://patchwork.plctlab.org/api/1.2/patches/1958/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/","msgid":"<20221012142300.16833-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-10-12T14:23:00","name":"LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/mbox/"},{"id":1959,"url":"https://patchwork.plctlab.org/api/1.2/patches/1959/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/","msgid":"<20221012153752.427563-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-12T15:37:52","name":"[pushed] c++: defer all consteval in default args [DR2631]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/mbox/"},{"id":1960,"url":"https://patchwork.plctlab.org/api/1.2/patches/1960/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:27:34","name":"[v2] c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/mbox/"},{"id":1961,"url":"https://patchwork.plctlab.org/api/1.2/patches/1961/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:51:23","name":"[committed] libgomp: Fix up creation of artificial teams","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/mbox/"},{"id":1962,"url":"https://patchwork.plctlab.org/api/1.2/patches/1962/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:52:15","name":"[committed] libgomp: Add omp_in_explicit_task support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/mbox/"},{"id":1963,"url":"https://patchwork.plctlab.org/api/1.2/patches/1963/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:53:01","name":"[committed] libgomp: Fix up OpenMP 5.2 feature bullet","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/mbox/"},{"id":1965,"url":"https://patchwork.plctlab.org/api/1.2/patches/1965/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/","msgid":"<3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com>","list_archive_url":null,"date":"2022-10-12T17:29:02","name":"vect: Don'\''t pattern match BITFIELD_REF'\''s of non-integrals [PR107226]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/mbox/"},{"id":1964,"url":"https://patchwork.plctlab.org/api/1.2/patches/1964/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T17:29:07","name":"ifcvt: Fix bitpos calculation in bitfield lowering [PR107229]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/mbox/"},{"id":1966,"url":"https://patchwork.plctlab.org/api/1.2/patches/1966/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/","msgid":"<20221012182748.424078-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T18:27:49","name":"[COMMITTED] Add range-op entry for floating point NEGATE_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/mbox/"},{"id":1967,"url":"https://patchwork.plctlab.org/api/1.2/patches/1967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/","msgid":"<1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com>","list_archive_url":null,"date":"2022-10-12T19:23:46","name":"xtensa: Add workaround for pSRAM cache issue in ESP32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/mbox/"},{"id":1968,"url":"https://patchwork.plctlab.org/api/1.2/patches/1968/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:38:59","name":"[wwwdocs] porting_to: Two-stage overload resolution for implicit move removed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/mbox/"},{"id":1969,"url":"https://patchwork.plctlab.org/api/1.2/patches/1969/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:45:41","name":"Fortran: simplify array constructors with typespec [PR93483, PR107216, PR107219]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/mbox/"},{"id":1970,"url":"https://patchwork.plctlab.org/api/1.2/patches/1970/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/","msgid":"<20221012194734.85319-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-12T19:47:35","name":"libstdc++: respect with-{headers, newlib} for default hosted value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/mbox/"},{"id":1971,"url":"https://patchwork.plctlab.org/api/1.2/patches/1971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/","msgid":"<8266b5be-256c-4be2-84db-3a880e849d41@gmail.com>","list_archive_url":null,"date":"2022-10-12T20:18:37","name":"PR 107189 Remove useless _Alloc_node","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/mbox/"},{"id":1972,"url":"https://patchwork.plctlab.org/api/1.2/patches/1972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-13T01:14:35","name":"[committed] c: Do not use *_IS_IEC_60559 == 2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/mbox/"},{"id":1973,"url":"https://patchwork.plctlab.org/api/1.2/patches/1973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/","msgid":"<20221013031009.60175-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:10:09","name":"Optimize indentical permuation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/mbox/"},{"id":1974,"url":"https://patchwork.plctlab.org/api/1.2/patches/1974/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/","msgid":"<20221013031518.66289-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:15:18","name":"Optimize identical permutation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/mbox/"},{"id":1975,"url":"https://patchwork.plctlab.org/api/1.2/patches/1975/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T06:50:40","name":"middle-end, v3: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/mbox/"},{"id":1995,"url":"https://patchwork.plctlab.org/api/1.2/patches/1995/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-13T09:37:47","name":"[DOCS] Python Language Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/mbox/"},{"id":2016,"url":"https://patchwork.plctlab.org/api/1.2/patches/2016/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013110318.34FB413AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T11:03:17","name":"Diagnose return statement in match.pd (with { ... } expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2033,"url":"https://patchwork.plctlab.org/api/1.2/patches/2033/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/","msgid":"<3194055.aeNJFYEL58@fomalhaut>","list_archive_url":null,"date":"2022-10-13T12:06:15","name":"Fix bogus -Wstringop-overflow warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/mbox/"},{"id":2037,"url":"https://patchwork.plctlab.org/api/1.2/patches/2037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/","msgid":"<20221013121701.473585-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:17:01","name":"[COMMITTED] Add op1_op2_relation for float operands.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/mbox/"},{"id":2040,"url":"https://patchwork.plctlab.org/api/1.2/patches/2040/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/","msgid":"<20221013123649.474497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:36:49","name":"[PR24021] Implement PLUS_EXPR range-op entry for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/mbox/"},{"id":2049,"url":"https://patchwork.plctlab.org/api/1.2/patches/2049/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131632.1017D13AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:16:31","name":"tree-optimization/107160 - avoid reusing multiple accumulators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2052,"url":"https://patchwork.plctlab.org/api/1.2/patches/2052/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131957.8C67013AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:19:56","name":"tree-optimization/107247 - reduce SLP reduction accumulator","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2057,"url":"https://patchwork.plctlab.org/api/1.2/patches/2057/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/","msgid":"<20221013140152.29237-1-shiyulong@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-13T14:01:52","name":"[V1] RISC-V: Fix a redefinition bug for the fd-4.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/mbox/"},{"id":2061,"url":"https://patchwork.plctlab.org/api/1.2/patches/2061/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/","msgid":"<79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz>","list_archive_url":null,"date":"2022-10-13T14:25:52","name":"use proper DECL_INITIAL for VTV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/mbox/"},{"id":2073,"url":"https://patchwork.plctlab.org/api/1.2/patches/2073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/","msgid":"<8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:29","name":"[COMMITTED,1/4] Add partial equivalence support to the relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/mbox/"},{"id":2074,"url":"https://patchwork.plctlab.org/api/1.2/patches/2074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/","msgid":"<70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:55","name":"[COMMITTED,2/4] Add equivalence iterator to relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/mbox/"},{"id":2076,"url":"https://patchwork.plctlab.org/api/1.2/patches/2076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T15:31:23","name":"[COMMITTED,3/4] Add partial equivalence recognition to cast and bitwise and.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/mbox/"},{"id":2075,"url":"https://patchwork.plctlab.org/api/1.2/patches/2075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/","msgid":"<8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:31:40","name":"[COMMITTED,4/4] PR tree-optimization/102540 - propagate partial equivs in the cache.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/mbox/"},{"id":2077,"url":"https://patchwork.plctlab.org/api/1.2/patches/2077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/","msgid":"<20221013153921.3795800-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:39:21","name":"c++ modules: verify_type failure with typedef enum [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/mbox/"},{"id":2091,"url":"https://patchwork.plctlab.org/api/1.2/patches/2091/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:40:35","name":"c++, v2: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/mbox/"},{"id":2094,"url":"https://patchwork.plctlab.org/api/1.2/patches/2094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:45:28","name":"c++: Excess precision for ? int : float or int == float [PR107097, PR82071, PR87390]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/mbox/"},{"id":2095,"url":"https://patchwork.plctlab.org/api/1.2/patches/2095/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:50:51","name":"middle-end, c++, i386, libgcc, v2: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/mbox/"},{"id":2099,"url":"https://patchwork.plctlab.org/api/1.2/patches/2099/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/","msgid":"<8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com>","list_archive_url":null,"date":"2022-10-13T17:02:06","name":"testsuite: Fix failure in test pr105586.c [PR107171]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/mbox/"},{"id":2242,"url":"https://patchwork.plctlab.org/api/1.2/patches/2242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T18:10:47","name":"libgomp: Add Fortran testcases for omp_in_explicit_task","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/mbox/"},{"id":2343,"url":"https://patchwork.plctlab.org/api/1.2/patches/2343/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/","msgid":"<20221013190427.181432-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T19:04:27","name":"c++ modules: ICE with dynamic_cast [PR106304]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/mbox/"},{"id":2353,"url":"https://patchwork.plctlab.org/api/1.2/patches/2353/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/","msgid":"<20221013201332.1157829-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"[committed] analyzer: fix ICE introduced in r13-3168 [PR107210]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/mbox/"},{"id":2447,"url":"https://patchwork.plctlab.org/api/1.2/patches/2447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-13T23:56:03","name":"Always enable LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/mbox/"},{"id":2463,"url":"https://patchwork.plctlab.org/api/1.2/patches/2463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T02:19:37","name":"[committed] c: C2x storage class specifiers in compound literals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/mbox/"},{"id":2465,"url":"https://patchwork.plctlab.org/api/1.2/patches/2465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/","msgid":"<20221014023219.1395533-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-14T02:32:20","name":"[v2] LoongArch: Optimize the implementation of stack check.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/mbox/"},{"id":2480,"url":"https://patchwork.plctlab.org/api/1.2/patches/2480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/","msgid":"<20221014031748.55813-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-14T03:17:48","name":"rs6000: Enable const_anchor for '\''addi'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/mbox/"},{"id":2530,"url":"https://patchwork.plctlab.org/api/1.2/patches/2530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/","msgid":"<20221014062821.BE43833EEA@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T06:28:16","name":"[committed] wwwdocs: *: Consistently format around ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/mbox/"},{"id":2550,"url":"https://patchwork.plctlab.org/api/1.2/patches/2550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:57","name":"[1/2] Initial Raptorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/mbox/"},{"id":2549,"url":"https://patchwork.plctlab.org/api/1.2/patches/2549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:58","name":"[2/2] Initial Meteorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/mbox/"},{"id":2553,"url":"https://patchwork.plctlab.org/api/1.2/patches/2553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:40","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/mbox/"},{"id":2556,"url":"https://patchwork.plctlab.org/api/1.2/patches/2556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:41","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/mbox/"},{"id":2554,"url":"https://patchwork.plctlab.org/api/1.2/patches/2554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:42","name":"[3/6] i386: Add intrinsic for vector __bf16","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/mbox/"},{"id":2559,"url":"https://patchwork.plctlab.org/api/1.2/patches/2559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:43","name":"[4/6] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/mbox/"},{"id":2558,"url":"https://patchwork.plctlab.org/api/1.2/patches/2558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:44","name":"[5/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/mbox/"},{"id":2555,"url":"https://patchwork.plctlab.org/api/1.2/patches/2555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:45","name":"[6/6] Initial Sierra Forest Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/mbox/"},{"id":2563,"url":"https://patchwork.plctlab.org/api/1.2/patches/2563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/","msgid":"<20221014075843.8074-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:58:43","name":"Support Intel AMX-FP16 ISA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/mbox/"},{"id":2571,"url":"https://patchwork.plctlab.org/api/1.2/patches/2571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:44","name":"[1/3] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/mbox/"},{"id":2570,"url":"https://patchwork.plctlab.org/api/1.2/patches/2570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:45","name":"[2/3] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/mbox/"},{"id":2583,"url":"https://patchwork.plctlab.org/api/1.2/patches/2583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:05","name":"[1/2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/mbox/"},{"id":2582,"url":"https://patchwork.plctlab.org/api/1.2/patches/2582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:06","name":"[2/2] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/mbox/"},{"id":2600,"url":"https://patchwork.plctlab.org/api/1.2/patches/2600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/","msgid":"<20221014091135.2477155-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T09:11:35","name":"[committed] libstdc++: Use markdown in Doxygen comment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/mbox/"},{"id":2629,"url":"https://patchwork.plctlab.org/api/1.2/patches/2629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/","msgid":"<20221014095120.D070313A4A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-14T09:51:20","name":"tree-optimization/107254 - check and support live lanes from permutes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/mbox/"},{"id":2634,"url":"https://patchwork.plctlab.org/api/1.2/patches/2634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/","msgid":"<2850050.e9J7NaK4W3@fomalhaut>","list_archive_url":null,"date":"2022-10-14T10:00:44","name":"[SPARC] Fix PR target/107248","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/mbox/"},{"id":2635,"url":"https://patchwork.plctlab.org/api/1.2/patches/2635/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/","msgid":"<20221014100316.568795-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T10:03:16","name":"[COMMITTED] Add cases for CFN_BUILT_IN_SIGNBIT[FL].","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/mbox/"},{"id":2653,"url":"https://patchwork.plctlab.org/api/1.2/patches/2653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/","msgid":"<3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-14T11:06:08","name":"xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/mbox/"},{"id":2696,"url":"https://patchwork.plctlab.org/api/1.2/patches/2696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/","msgid":"<20221014133856.3388109-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:55","name":"[og12] amdgcn: Use FLAT addressing for all functions with pointer arguments","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/mbox/"},{"id":2697,"url":"https://patchwork.plctlab.org/api/1.2/patches/2697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/","msgid":"<20221014133856.3388109-2-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:56","name":"[og12] OpenACC: Don'\''t gang-privatize artificial variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/mbox/"},{"id":2703,"url":"https://patchwork.plctlab.org/api/1.2/patches/2703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/","msgid":"<20221014142652.671475-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:50","name":"[COMMITTED] Drop -0.0 in frange::set() for !HONOR_SIGNED_ZEROS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/mbox/"},{"id":2702,"url":"https://patchwork.plctlab.org/api/1.2/patches/2702/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/","msgid":"<20221014142652.671475-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:51","name":"[COMMITTED] Normalize ranges over the range for both bounds when -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/mbox/"},{"id":2704,"url":"https://patchwork.plctlab.org/api/1.2/patches/2704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/","msgid":"<20221014142652.671475-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:52","name":"[COMMITTED] Replace CFN_BUILTIN_SIGNBIT* cases with CASE_FLT_FN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/mbox/"},{"id":2705,"url":"https://patchwork.plctlab.org/api/1.2/patches/2705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/","msgid":"<20221014143047.672008-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:30:47","name":"Check rvc_normal in real_isdenormal.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/mbox/"},{"id":2714,"url":"https://patchwork.plctlab.org/api/1.2/patches/2714/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/","msgid":"<20221014143602.2512815-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:02","name":"[committed] libstdc++: Simplify print_raw function for debug assertions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/mbox/"},{"id":2715,"url":"https://patchwork.plctlab.org/api/1.2/patches/2715/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/","msgid":"<20221014143655.2512929-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:55","name":"[committed] libstdc++: Disable all emergency EH pool code if obj-count == 0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/mbox/"},{"id":2724,"url":"https://patchwork.plctlab.org/api/1.2/patches/2724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/","msgid":"<20221014150851.677560-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T15:08:51","name":"Implement range-op entry for __builtin_copysign.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/mbox/"},{"id":2754,"url":"https://patchwork.plctlab.org/api/1.2/patches/2754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T16:38:09","name":"[committed] gfortran.dg/c-interop/deferred-character-2.f90: Fix dg-do","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/mbox/"},{"id":2756,"url":"https://patchwork.plctlab.org/api/1.2/patches/2756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/","msgid":"<874jw6mk1s.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-14T16:44:47","name":"libgcc: Move cfa_how into potential padding in struct frame_state_reg_info","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/mbox/"},{"id":2757,"url":"https://patchwork.plctlab.org/api/1.2/patches/2757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/","msgid":"<20221014170018.892575-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-14T17:00:18","name":"c++ modules: streaming constexpr_fundef [PR101449]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/mbox/"},{"id":2759,"url":"https://patchwork.plctlab.org/api/1.2/patches/2759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T17:04:06","name":"libgomp: fix hang on fatal error","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/mbox/"},{"id":2784,"url":"https://patchwork.plctlab.org/api/1.2/patches/2784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/","msgid":"<20221014180945.697F933E53@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T18:09:38","name":"[committed] wwwdocs: *: Omit trailing slash for CSS references","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/mbox/"},{"id":2859,"url":"https://patchwork.plctlab.org/api/1.2/patches/2859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/","msgid":"<20221014195648.8865-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-14T19:56:48","name":"[v2] RISC-V: Implement __clear_cache via __builtin___clear_cache","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/mbox/"},{"id":2833,"url":"https://patchwork.plctlab.org/api/1.2/patches/2833/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T21:18:15","name":"Fortran: Fixes for kind=4 characters strings [PR107266]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/mbox/"},{"id":2889,"url":"https://patchwork.plctlab.org/api/1.2/patches/2889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/","msgid":"<20221014230236.134044-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-14T23:02:36","name":"RISC-V: Reorganize mangle_builtin_type.[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/mbox/"},{"id":2890,"url":"https://patchwork.plctlab.org/api/1.2/patches/2890/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T23:10:11","name":"[committed] preprocessor: C2x identifier rules","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/mbox/"},{"id":2903,"url":"https://patchwork.plctlab.org/api/1.2/patches/2903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/","msgid":"<20221015035548.274704-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-15T03:55:48","name":"[v3] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":2920,"url":"https://patchwork.plctlab.org/api/1.2/patches/2920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/","msgid":"<87sfjps6kf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-15T10:51:44","name":"libstdc++: Address '\''-Wunused-function'\'' for '\''print_raw'\'' (was: [committed] libstdc++: Simplify print_raw function for debug assertions)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":2971,"url":"https://patchwork.plctlab.org/api/1.2/patches/2971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/","msgid":"<20221015202210.2687628-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:22:10","name":"[committed] libstdc++: Fix uses_allocator_construction args for cv pair (LWG 3677)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/mbox/"},{"id":2972,"url":"https://patchwork.plctlab.org/api/1.2/patches/2972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/","msgid":"<20221015202518.2687700-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:25:18","name":"[committed] libstdc++: Implement constexpr std::to_chars for C++23 (P2291R3)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/mbox/"},{"id":2979,"url":"https://patchwork.plctlab.org/api/1.2/patches/2979/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/","msgid":"<81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com>","list_archive_url":null,"date":"2022-10-16T03:41:42","name":"[committed] Fix bug in register move costing on H8/300","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/mbox/"},{"id":2998,"url":"https://patchwork.plctlab.org/api/1.2/patches/2998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:09:39","name":"builtins: Add various __builtin_*f{16,32,64,128,32x,64x,128x} builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/mbox/"},{"id":2999,"url":"https://patchwork.plctlab.org/api/1.2/patches/2999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:20:10","name":"[RFC] libstdc++, v2: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/mbox/"},{"id":3043,"url":"https://patchwork.plctlab.org/api/1.2/patches/3043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T15:04:04","name":"[committed] Rename \"Z\" constraint on H8/300 to \"Zz\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/mbox/"},{"id":3073,"url":"https://patchwork.plctlab.org/api/1.2/patches/3073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/","msgid":"<11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com>","list_archive_url":null,"date":"2022-10-16T16:51:52","name":"[committed] Add new constraints for upcoming autoinc fixes on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/mbox/"},{"id":3142,"url":"https://patchwork.plctlab.org/api/1.2/patches/3142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/","msgid":"<20221016181531.225006-1-ovpanait@gmail.com>","list_archive_url":null,"date":"2022-10-16T18:15:31","name":"microblaze: use strverscmp() in MICROBLAZE_VERSION_COMPARE()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/mbox/"},{"id":3146,"url":"https://patchwork.plctlab.org/api/1.2/patches/3146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/","msgid":"","list_archive_url":null,"date":"2022-10-16T18:46:38","name":"Fortran: check type of operands of logical operations, comparisons [PR107272]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/mbox/"},{"id":3148,"url":"https://patchwork.plctlab.org/api/1.2/patches/3148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T20:24:53","name":"Don'\''t print discriminators for -fcompare-debug.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":3199,"url":"https://patchwork.plctlab.org/api/1.2/patches/3199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/","msgid":"<20221017032429.282693-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-17T03:24:29","name":"Move scanning pass of forwprop-19.c to dse1 for r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/mbox/"},{"id":3252,"url":"https://patchwork.plctlab.org/api/1.2/patches/3252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/","msgid":"<20221017073047.117398-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T07:30:47","name":"RISC-V: Fix format[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3257,"url":"https://patchwork.plctlab.org/api/1.2/patches/3257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/","msgid":"<878rlej3o6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T07:43:37","name":"Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3271,"url":"https://patchwork.plctlab.org/api/1.2/patches/3271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/","msgid":"<20221017082043.114653-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:20:43","name":"RISC-V: Add RVV intrinsic basic framework.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3280,"url":"https://patchwork.plctlab.org/api/1.2/patches/3280/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/","msgid":"<20221017083642.184867-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:36:42","name":"RISC-V: Add RVV vsetvl/vsetvlmax intrinsics and tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3295,"url":"https://patchwork.plctlab.org/api/1.2/patches/3295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/","msgid":"<87zgdun7ja.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T09:06:33","name":"libgcc: Special-case BFD ld unwind table encodings in find_fde_tail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3408,"url":"https://patchwork.plctlab.org/api/1.2/patches/3408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/","msgid":"<875ygiirt6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T11:59:49","name":"Fix nvptx-specific '\''-foffload-options'\'' syntax in '\''libgomp.c/reverse-offload-sm30.c'\'' (was: [Patch] nvptx/mkoffload.cc: Warn instead of error when reverse offload is not possible)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3411,"url":"https://patchwork.plctlab.org/api/1.2/patches/3411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/","msgid":"<871qr6ire8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:08:47","name":"Tag '\''gcc/gimple-expr.cc:mark_addressable_2'\'' as '\''static'\'' (was: [PR67891] drop is_gimple_reg test from set_parm_rtl)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3423,"url":"https://patchwork.plctlab.org/api/1.2/patches/3423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/","msgid":"<87v8oihc0c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:26:27","name":"GCN: Restore build with GCC 4.8 (was: [committed 1/6] amdgcn: add multiple vector sizes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3434,"url":"https://patchwork.plctlab.org/api/1.2/patches/3434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/","msgid":"<87edv6mwp5.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T13:00:38","name":"libgcc: Mostly vectorize CIE encoding extraction for FDEs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3456,"url":"https://patchwork.plctlab.org/api/1.2/patches/3456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T13:25:04","name":"[COMMITTED] Don'\''t set useless relations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/mbox/"},{"id":3457,"url":"https://patchwork.plctlab.org/api/1.2/patches/3457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/","msgid":"<03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:24","name":"[COMMITTED] Fix nan updating in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/mbox/"},{"id":3458,"url":"https://patchwork.plctlab.org/api/1.2/patches/3458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/","msgid":"<0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:40","name":"[COMMITTED] Add relation_trio class for range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/mbox/"},{"id":3459,"url":"https://patchwork.plctlab.org/api/1.2/patches/3459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/","msgid":"<65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:59","name":"[COMMITTED] Add 3 floating NAN tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/mbox/"},{"id":3462,"url":"https://patchwork.plctlab.org/api/1.2/patches/3462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/","msgid":"<20221017132838.24693-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:28:38","name":"[COMMITTED] Do not test for -Inf when flag_finite_math_only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/mbox/"},{"id":3464,"url":"https://patchwork.plctlab.org/api/1.2/patches/3464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/","msgid":"<20221017133925.34686-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:39:25","name":"[COMMITTED,PR10582] Add test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/mbox/"},{"id":3484,"url":"https://patchwork.plctlab.org/api/1.2/patches/3484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/","msgid":"<20221017144437.157424-1-jwjagersma@gmail.com>","list_archive_url":null,"date":"2022-10-17T14:44:37","name":"i386: Allow setting target attribute from conditional expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/mbox/"},{"id":3572,"url":"https://patchwork.plctlab.org/api/1.2/patches/3572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T15:44:06","name":"middle-end, v4: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/mbox/"},{"id":3589,"url":"https://patchwork.plctlab.org/api/1.2/patches/3589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T16:25:56","name":"libstdc++, v3: Partial library support for std::float{16,32,64,128}_t and std::bfloat16_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/mbox/"},{"id":3590,"url":"https://patchwork.plctlab.org/api/1.2/patches/3590/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/","msgid":"<20221017162632.1085359-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T16:26:32","name":"libstdc++: Redefine __from_chars_alnum_to_val'\''s table","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/mbox/"},{"id":3648,"url":"https://patchwork.plctlab.org/api/1.2/patches/3648/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/","msgid":"<20221017180844.3492051-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-17T18:08:44","name":"d: Remove D-specific version definitions from target headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/mbox/"},{"id":3656,"url":"https://patchwork.plctlab.org/api/1.2/patches/3656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/","msgid":"<20221017185618.78502-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T18:56:18","name":"[COMMITTED] Make sure exported range for SSA post-dominates the DEF in set_global_ranges_from_unreachable_edges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/mbox/"},{"id":3696,"url":"https://patchwork.plctlab.org/api/1.2/patches/3696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/","msgid":"<20221017200926.1230070-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T20:09:26","name":"libstdc++: Implement ranges::stride_view from P1899R3","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/mbox/"},{"id":3824,"url":"https://patchwork.plctlab.org/api/1.2/patches/3824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T23:25:39","name":"[committed] Add missing splitter for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/mbox/"},{"id":3827,"url":"https://patchwork.plctlab.org/api/1.2/patches/3827/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/","msgid":"<0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:38:11","name":"[committed] Enable REE for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/mbox/"},{"id":3828,"url":"https://patchwork.plctlab.org/api/1.2/patches/3828/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/","msgid":"<3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:47:16","name":"[committed] More infrastructure to avoid bogus RTL on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/mbox/"},{"id":3832,"url":"https://patchwork.plctlab.org/api/1.2/patches/3832/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/","msgid":"<1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:55:05","name":"[committed,PR,target/101697] Fix bogus RTL on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/mbox/"},{"id":3859,"url":"https://patchwork.plctlab.org/api/1.2/patches/3859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T01:05:17","name":"[COMMITTED] PR tree-optimization/107273 - Merge partial relation precisions properly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/mbox/"},{"id":3913,"url":"https://patchwork.plctlab.org/api/1.2/patches/3913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-18T02:57:31","name":"[v2] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/mbox/"},{"id":4008,"url":"https://patchwork.plctlab.org/api/1.2/patches/4008/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018083022.2B11F139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T08:30:21","name":"tree-optimization/107301 - check if we can duplicate block before doing so","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4009,"url":"https://patchwork.plctlab.org/api/1.2/patches/4009/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/","msgid":"<0888cc2d-2040-52c3-1201-16400567300b@arm.com>","list_archive_url":null,"date":"2022-10-18T08:35:15","name":"ifcvt: Do not lower bitfields if we can'\''t analyze dr'\''s [PR107275]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/mbox/"},{"id":4043,"url":"https://patchwork.plctlab.org/api/1.2/patches/4043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/","msgid":"<20221018091050.82778-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:10:50","name":"[v2] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/mbox/"},{"id":4046,"url":"https://patchwork.plctlab.org/api/1.2/patches/4046/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/","msgid":"<20221018091727.82856-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:17:27","name":"i386: Auto vectorize sdot_prod, udot_prod with VNNIINT8 instruction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/mbox/"},{"id":4047,"url":"https://patchwork.plctlab.org/api/1.2/patches/4047/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/","msgid":"<20221018092024.84082-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:20:24","name":"[v2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/mbox/"},{"id":4055,"url":"https://patchwork.plctlab.org/api/1.2/patches/4055/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/","msgid":"<87r0z5jws2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T09:39:25","name":"libsanitizer: Avoid implicit function declaration in configure test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4065,"url":"https://patchwork.plctlab.org/api/1.2/patches/4065/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/","msgid":"<87h701jvk2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T10:05:49","name":"libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4075,"url":"https://patchwork.plctlab.org/api/1.2/patches/4075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T10:39:02","name":"[v5,1/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4077,"url":"https://patchwork.plctlab.org/api/1.2/patches/4077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/","msgid":"<8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:03","name":"[v5,2/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4074,"url":"https://patchwork.plctlab.org/api/1.2/patches/4074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/","msgid":"<80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:04","name":"[v5,3/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4076,"url":"https://patchwork.plctlab.org/api/1.2/patches/4076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/","msgid":"<83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:05","name":"[v5,4/4] OpenMP/OpenACC: Unordered/non-constant component offset runtime diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4078,"url":"https://patchwork.plctlab.org/api/1.2/patches/4078/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018104758.20724139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T10:47:57","name":"tree-optimization/107302 - fix vec_perm placement for recurrence vect","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4093,"url":"https://patchwork.plctlab.org/api/1.2/patches/4093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T11:15:08","name":"[ping,wwwdocs] Add reference to pp_format to Coding Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/mbox/"},{"id":4180,"url":"https://patchwork.plctlab.org/api/1.2/patches/4180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-18T13:48:08","name":"SRA: Limit replacement creation for accesses propagated from LHSs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/mbox/"},{"id":4185,"url":"https://patchwork.plctlab.org/api/1.2/patches/4185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T14:08:40","name":"[committed] c: C2x enums wider than int [PR36113]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/mbox/"},{"id":4187,"url":"https://patchwork.plctlab.org/api/1.2/patches/4187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/","msgid":"<87v8ohi5ng.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T14:10:43","name":"[v2] libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4191,"url":"https://patchwork.plctlab.org/api/1.2/patches/4191/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/","msgid":"<20221018141310.3139378-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T14:13:10","name":"c++ modules: stream non-trailing default targs [PR105045]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/mbox/"},{"id":4214,"url":"https://patchwork.plctlab.org/api/1.2/patches/4214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/","msgid":"<20221018151212.1523137-1-manolis.tsamis@vrull.eu>","list_archive_url":null,"date":"2022-10-18T15:12:12","name":"[v2] Enable shrink wrapping for the RISC-V target.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/mbox/"},{"id":4269,"url":"https://patchwork.plctlab.org/api/1.2/patches/4269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/","msgid":"<20221018173829.392773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-18T17:38:29","name":"c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/mbox/"},{"id":4275,"url":"https://patchwork.plctlab.org/api/1.2/patches/4275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/","msgid":"<20221018181050.1629201-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:49","name":"[1/2] c++ modules: streaming enum with no enumerators [PR102600]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/mbox/"},{"id":4276,"url":"https://patchwork.plctlab.org/api/1.2/patches/4276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/","msgid":"<20221018181050.1629201-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:50","name":"[2/2] c++ modules: always stream TYPE_MIN/MAX_VALUE for enums [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/mbox/"},{"id":4303,"url":"https://patchwork.plctlab.org/api/1.2/patches/4303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/","msgid":"<9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T19:27:04","name":"OpenMP: Fix reverse offload GOMP_TARGET_REV IFN corner cases [PR107236]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/mbox/"},{"id":4322,"url":"https://patchwork.plctlab.org/api/1.2/patches/4322/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/","msgid":"<20221018211204.0BCA533E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-18T21:12:00","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/mbox/"},{"id":4342,"url":"https://patchwork.plctlab.org/api/1.2/patches/4342/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T22:14:54","name":"pch: Fix streaming of strings with embedded null bytes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/mbox/"},{"id":4364,"url":"https://patchwork.plctlab.org/api/1.2/patches/4364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/","msgid":"<20221018232301.264776-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-18T23:23:01","name":"Canonicalize vec_perm index to make the first index come from the first vector.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/mbox/"},{"id":4365,"url":"https://patchwork.plctlab.org/api/1.2/patches/4365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T23:26:40","name":"[committed] c: Diagnose \"enum tag;\" after definition [PR107164]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/mbox/"},{"id":4421,"url":"https://patchwork.plctlab.org/api/1.2/patches/4421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/","msgid":"<31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com>","list_archive_url":null,"date":"2022-10-19T03:18:42","name":"vect: Try folding first for shifted value generation [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/mbox/"},{"id":4422,"url":"https://patchwork.plctlab.org/api/1.2/patches/4422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T03:19:00","name":"rs6000/test: Support vect_long_long effective target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/mbox/"},{"id":4441,"url":"https://patchwork.plctlab.org/api/1.2/patches/4441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/","msgid":"<20221019060321.61112-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-19T06:03:21","name":"Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/mbox/"},{"id":4445,"url":"https://patchwork.plctlab.org/api/1.2/patches/4445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T06:22:11","name":"s390: Fix bootstrap error with checking and -m31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/mbox/"},{"id":4467,"url":"https://patchwork.plctlab.org/api/1.2/patches/4467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:48:23","name":"c++: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/mbox/"},{"id":4468,"url":"https://patchwork.plctlab.org/api/1.2/patches/4468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:54:50","name":"expr: Fix ICE on BFmode -> SFmode conversion of constant [PR107262]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/mbox/"},{"id":4469,"url":"https://patchwork.plctlab.org/api/1.2/patches/4469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:00:37","name":"c++: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/mbox/"},{"id":4470,"url":"https://patchwork.plctlab.org/api/1.2/patches/4470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:02:11","name":"match.pd: Add 2 TYPE_OVERFLOW_SANITIZED checks [PR106990]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/mbox/"},{"id":4476,"url":"https://patchwork.plctlab.org/api/1.2/patches/4476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/","msgid":"<3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-19T08:16:24","name":"[v3] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/mbox/"},{"id":4479,"url":"https://patchwork.plctlab.org/api/1.2/patches/4479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:23:16","name":"libstdc++-v3: Implement {,b}float16_t nextafter and some fixes [PR106652]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/mbox/"},{"id":4582,"url":"https://patchwork.plctlab.org/api/1.2/patches/4582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:50:00","name":"i386: Fix up __bf16 handling on ia32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/mbox/"},{"id":4605,"url":"https://patchwork.plctlab.org/api/1.2/patches/4605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/","msgid":"<20221019085530.9691513345@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-19T08:55:30","name":"tree-optimization/106781 - adjust cgraph lhs removal","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/mbox/"},{"id":4918,"url":"https://patchwork.plctlab.org/api/1.2/patches/4918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019094214.1734353-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T09:42:15","name":"arm: Allow to override location of .gnu.sgstubs section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5239,"url":"https://patchwork.plctlab.org/api/1.2/patches/5239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:27:22","name":"Fortran: Fix non_negative_strides_array_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/mbox/"},{"id":5406,"url":"https://patchwork.plctlab.org/api/1.2/patches/5406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T12:59:04","name":"libstdc++-v3: Some std::*float*_t charconv and i/ostream overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/mbox/"},{"id":5444,"url":"https://patchwork.plctlab.org/api/1.2/patches/5444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:24:43","name":"[(pushed)] avr: remove useless @tie{} directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/mbox/"},{"id":5536,"url":"https://patchwork.plctlab.org/api/1.2/patches/5536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/","msgid":"<20221019140212.44796-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:02:12","name":"[COMMITTED,PR,tree-optimization/107312] Make range_true_and_false work with 1-bit signed types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/mbox/"},{"id":5573,"url":"https://patchwork.plctlab.org/api/1.2/patches/5573/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/","msgid":"<20221019141341.3218C33E1B@hamza.pair.com>","list_archive_url":null,"date":"2022-10-19T14:13:38","name":"[committed] wwwdocs: codingconventions: Fix two typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/mbox/"},{"id":5587,"url":"https://patchwork.plctlab.org/api/1.2/patches/5587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T14:18:42","name":"[OG12,committed] Fortran: Fix delinearization regression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/mbox/"},{"id":5591,"url":"https://patchwork.plctlab.org/api/1.2/patches/5591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019141949.1741947-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T14:19:50","name":"[v4] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5594,"url":"https://patchwork.plctlab.org/api/1.2/patches/5594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/","msgid":"<20221019143141.248710-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:31:41","name":"libstdc++: Fix typo in stride_view'\''s operator- [PR107313]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/mbox/"},{"id":5693,"url":"https://patchwork.plctlab.org/api/1.2/patches/5693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:27:37","name":"testsuite: Default make check-g++ vs. tests for newest C++ standard","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/mbox/"},{"id":5695,"url":"https://patchwork.plctlab.org/api/1.2/patches/5695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:37:17","name":"[OG12,committed] Fix omp-expand.cc'\''s expand_omp_target for OpenACC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/mbox/"},{"id":5725,"url":"https://patchwork.plctlab.org/api/1.2/patches/5725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/","msgid":"<0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:04:03","name":"[COMMITTED] Use Value_Range when applying inferred ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/mbox/"},{"id":5741,"url":"https://patchwork.plctlab.org/api/1.2/patches/5741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:22:59","name":"testsuite: Fix up c2x-enum-1.c for 32-bit arches [PR107311]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/mbox/"},{"id":5742,"url":"https://patchwork.plctlab.org/api/1.2/patches/5742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:38:08","name":"[v2] c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/mbox/"},{"id":5744,"url":"https://patchwork.plctlab.org/api/1.2/patches/5744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/","msgid":"<20221019164645.301739-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:46:45","name":"libstdc++: Implement P2474R2 changes to views::take/drop","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/mbox/"},{"id":5821,"url":"https://patchwork.plctlab.org/api/1.2/patches/5821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/","msgid":"<20221019191929.3262862-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-19T19:19:31","name":"libstdc++: Enable _GLIBCXX_WEAK_DEFINITION on more platforms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/mbox/"},{"id":5839,"url":"https://patchwork.plctlab.org/api/1.2/patches/5839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/","msgid":"","list_archive_url":null,"date":"2022-10-19T20:49:44","name":"Fortran: error recovery with references of bad array constructors [PR105633]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/mbox/"},{"id":5849,"url":"https://patchwork.plctlab.org/api/1.2/patches/5849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/","msgid":"<20221019205249.1502419-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-19T20:52:49","name":"[committed] analyzer: fix ICE on __builtin_ms_va_copy [PR105765]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/mbox/"},{"id":5851,"url":"https://patchwork.plctlab.org/api/1.2/patches/5851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/","msgid":"<20221019211550.135116-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T21:15:50","name":"[COMMITTED] Always check result from build_ in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/mbox/"},{"id":5855,"url":"https://patchwork.plctlab.org/api/1.2/patches/5855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-19T21:56:41","name":"[committed] c: C2x %wN, %wfN format checking","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/mbox/"},{"id":5866,"url":"https://patchwork.plctlab.org/api/1.2/patches/5866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/","msgid":"<20221019220638.13422-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-19T22:06:38","name":"bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/mbox/"},{"id":5930,"url":"https://patchwork.plctlab.org/api/1.2/patches/5930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/","msgid":"<06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-19T23:08:54","name":"diagnostics: Allow FEs to keep customizations for middle end [PR101551, PR106274]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/mbox/"},{"id":5942,"url":"https://patchwork.plctlab.org/api/1.2/patches/5942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/","msgid":"<20221020000559.371886-1-whh8b@obs.cr>","list_archive_url":null,"date":"2022-10-20T00:05:59","name":"libstdc++: Refactor implementation of operator+ for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/mbox/"},{"id":5945,"url":"https://patchwork.plctlab.org/api/1.2/patches/5945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/","msgid":"<8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com>","list_archive_url":null,"date":"2022-10-20T00:37:57","name":"[COMMITTED] PR c++/106654 - Add assume support to VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/mbox/"},{"id":5957,"url":"https://patchwork.plctlab.org/api/1.2/patches/5957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/","msgid":"<20221020020507.616781-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-20T02:05:07","name":"[v4] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":6097,"url":"https://patchwork.plctlab.org/api/1.2/patches/6097/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/","msgid":"<20221020092917.358DD13494@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T09:29:16","name":"c/107305 - avoid ICEing with invalid GIMPLE input to the GIMPLE FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/mbox/"},{"id":6102,"url":"https://patchwork.plctlab.org/api/1.2/patches/6102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:32","name":"[v4,1/4] RISC-V: Minimal support of z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/mbox/"},{"id":6103,"url":"https://patchwork.plctlab.org/api/1.2/patches/6103/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:33","name":"[v4,2/4] RISC-V: Target support for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/mbox/"},{"id":6105,"url":"https://patchwork.plctlab.org/api/1.2/patches/6105/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:34","name":"[v4,3/4] RISC-V: Limit regs use for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/mbox/"},{"id":6104,"url":"https://patchwork.plctlab.org/api/1.2/patches/6104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:35","name":"[v4,4/4] RISC-V: Add zhinx/zhinxmin testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/mbox/"},{"id":6108,"url":"https://patchwork.plctlab.org/api/1.2/patches/6108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:39:44","name":"[pushed] aarch64: Fix matching of BRKNS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/mbox/"},{"id":6109,"url":"https://patchwork.plctlab.org/api/1.2/patches/6109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:40:51","name":"[pushed] aarch64: Prevent generation of /M BRKAS and BRKBS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/mbox/"},{"id":6111,"url":"https://patchwork.plctlab.org/api/1.2/patches/6111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:41:27","name":"[pushed] aarch64: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/mbox/"},{"id":6112,"url":"https://patchwork.plctlab.org/api/1.2/patches/6112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:04","name":"[pushed] aarch64: Use using directives to inherit constructors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/mbox/"},{"id":6110,"url":"https://patchwork.plctlab.org/api/1.2/patches/6110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:39","name":"[pushed] aarch64: Commonise some folding code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/mbox/"},{"id":6113,"url":"https://patchwork.plctlab.org/api/1.2/patches/6113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/","msgid":"<87o7u6hl7c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T09:56:55","name":"Make '\''autoreconf'\'' work for '\''gcc'\'', '\''libobjc'\'' (was: [PATCH] regenerate configure files and config.h.in files)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6128,"url":"https://patchwork.plctlab.org/api/1.2/patches/6128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/","msgid":"<87lepahkt3.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:05:28","name":"amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421] (was: [PATCH] [og12] amdgcn: Use FLAT addressing for all functions with pointer arguments)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6140,"url":"https://patchwork.plctlab.org/api/1.2/patches/6140/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zyhk5r.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:19:28","name":"Add '\''libgomp.oacc-c-c++-common/private-big-1.c'\'' [PR105421] (was: amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421])","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6151,"url":"https://patchwork.plctlab.org/api/1.2/patches/6151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/","msgid":"<20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T10:49:42","name":"Avoid PHI - PHI recurrence in vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/mbox/"},{"id":6154,"url":"https://patchwork.plctlab.org/api/1.2/patches/6154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/","msgid":"<20221020110305.23A3033E79@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T11:03:03","name":"[committed] wwwdocs: *: Omit trailing slash for tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/mbox/"},{"id":6155,"url":"https://patchwork.plctlab.org/api/1.2/patches/6155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/","msgid":"<87a65qhhk0.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T11:15:43","name":"Remove support for Intel MIC offloading (was: [PATCH] Remove dead code.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6162,"url":"https://patchwork.plctlab.org/api/1.2/patches/6162/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-20T11:38:43","name":"Add '\''gcc.dg/tree-ssa/pr107195-3.c'\'' [PR107195] (was: Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":6171,"url":"https://patchwork.plctlab.org/api/1.2/patches/6171/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:04:19","name":"[committed] passes: Fix a comment typo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/mbox/"},{"id":6172,"url":"https://patchwork.plctlab.org/api/1.2/patches/6172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:05:17","name":"[committed] testsuite: Add some missing -Wno-psabi options","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/mbox/"},{"id":6182,"url":"https://patchwork.plctlab.org/api/1.2/patches/6182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:48:17","name":"match.pd: Fix up gcc.dg/pr54346.c on i686-linux [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/mbox/"},{"id":6183,"url":"https://patchwork.plctlab.org/api/1.2/patches/6183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/","msgid":"<20221020125615.2198195-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T12:56:16","name":"libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/mbox/"},{"id":6210,"url":"https://patchwork.plctlab.org/api/1.2/patches/6210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T13:58:09","name":"vect: Fix vectype when widening container type in bitfield pattern [PR107326]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/mbox/"},{"id":6211,"url":"https://patchwork.plctlab.org/api/1.2/patches/6211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/","msgid":"<20221020140740.415427-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:07:40","name":"c++ modules: handle CONCEPT_DECL in node_template_info [PR102963]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/mbox/"},{"id":6215,"url":"https://patchwork.plctlab.org/api/1.2/patches/6215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/","msgid":"<20221020141336.228799-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:35","name":"[COMMITTED] Replace finite_operands_p with maybe_isnan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/mbox/"},{"id":6214,"url":"https://patchwork.plctlab.org/api/1.2/patches/6214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/","msgid":"<20221020141336.228799-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:36","name":"[COMMITTED] Do not set NAN flags for VARYING ranges when !HONOR_NANS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/mbox/"},{"id":6221,"url":"https://patchwork.plctlab.org/api/1.2/patches/6221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/","msgid":"<20221020142019.2418744-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:20:19","name":"[v2] libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/mbox/"},{"id":6224,"url":"https://patchwork.plctlab.org/api/1.2/patches/6224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:38:33","name":"c++, v2: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/mbox/"},{"id":6235,"url":"https://patchwork.plctlab.org/api/1.2/patches/6235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/","msgid":"<20221020145849.2459976-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:58:53","name":"libstdc++: Make placeholders inline when inline variables are available","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/mbox/"},{"id":6265,"url":"https://patchwork.plctlab.org/api/1.2/patches/6265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/","msgid":"<20221020154948.2511787-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T15:49:50","name":"libstdc++: Enable building libstdc++.{a,so} when !HOSTED","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/mbox/"},{"id":6282,"url":"https://patchwork.plctlab.org/api/1.2/patches/6282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/","msgid":"<33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz>","list_archive_url":null,"date":"2022-10-20T16:07:38","name":"[(pushed)] Remove dead link to Buildbot.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/mbox/"},{"id":6284,"url":"https://patchwork.plctlab.org/api/1.2/patches/6284/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/","msgid":"<20221020161414.7430-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T16:14:13","name":"OpenMP: Duplicate checking for map clauses in Fortran (PR107214)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/mbox/"},{"id":6298,"url":"https://patchwork.plctlab.org/api/1.2/patches/6298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T16:33:40","name":"PATCH: c++tools: fix compilation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/mbox/"},{"id":6299,"url":"https://patchwork.plctlab.org/api/1.2/patches/6299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/","msgid":"<20221020164633.256422-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T16:46:33","name":"[COMMITTED] A false UNORDERED_ means neither operand can be a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/mbox/"},{"id":6300,"url":"https://patchwork.plctlab.org/api/1.2/patches/6300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/","msgid":"<562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com>","list_archive_url":null,"date":"2022-10-20T16:50:44","name":"Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/mbox/"},{"id":6303,"url":"https://patchwork.plctlab.org/api/1.2/patches/6303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/","msgid":"<20221020165734.1113688-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:57:34","name":"Always use TYPE_MODE instead of DECL_MODE for vector field","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/mbox/"},{"id":6312,"url":"https://patchwork.plctlab.org/api/1.2/patches/6312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:35:37","name":"Microblaze: Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/mbox/"},{"id":6313,"url":"https://patchwork.plctlab.org/api/1.2/patches/6313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/","msgid":"<3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T17:38:08","name":"[OG12] libgomp.c-c++-common/requires-4.c: dg-xfail-run-if for USM with -foffload-memory=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/mbox/"},{"id":6315,"url":"https://patchwork.plctlab.org/api/1.2/patches/6315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:41:53","name":"[OG12] omp-oacc-kernels-decompose.cc: fix -fcompare-debug with GIMPLE_DEBUG","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/mbox/"},{"id":6364,"url":"https://patchwork.plctlab.org/api/1.2/patches/6364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/","msgid":"<20221020194222.259811-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:42:22","name":"[COMMITTED] Add op[12]_range for UNORDERED_LT entries in range-op.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/mbox/"},{"id":6366,"url":"https://patchwork.plctlab.org/api/1.2/patches/6366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/","msgid":"<20221020194326.260151-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:43:26","name":"[COMMITTED,PR,c++/106654] Handle non-irange ranges in get_range_global for default defs.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/mbox/"},{"id":6376,"url":"https://patchwork.plctlab.org/api/1.2/patches/6376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/","msgid":"<20221020202053.3389227-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-20T20:20:53","name":"[RFA] tree: add build_string_literal overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/mbox/"},{"id":6397,"url":"https://patchwork.plctlab.org/api/1.2/patches/6397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/","msgid":"<20221020204825.3248771-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-20T20:48:26","name":"cpp/remap: Only override if string matched","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6423,"url":"https://patchwork.plctlab.org/api/1.2/patches/6423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/","msgid":"<20221020215402.ED7CC33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T21:54:01","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/mbox/"},{"id":6471,"url":"https://patchwork.plctlab.org/api/1.2/patches/6471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-21T01:52:06","name":"Ping^3 [PATCH V2] Add attribute hot judgement for INLINE_HINT_known_hot hint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":6491,"url":"https://patchwork.plctlab.org/api/1.2/patches/6491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T02:58:35","name":"xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/mbox/"},{"id":6510,"url":"https://patchwork.plctlab.org/api/1.2/patches/6510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/","msgid":"<20221021050159.121335-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-21T05:01:59","name":"RISC-V: Add type attribute for atomic instructions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/mbox/"},{"id":6532,"url":"https://patchwork.plctlab.org/api/1.2/patches/6532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/","msgid":"<20221021065447.GA10032@delia>","list_archive_url":null,"date":"2022-10-21T06:54:48","name":"[committed] Don'\''t build readline/libreadline.a, when --with-system-readline is supplied","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/mbox/"},{"id":6533,"url":"https://patchwork.plctlab.org/api/1.2/patches/6533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/","msgid":"<20221021071435.00F4633E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-21T07:14:31","name":"[committed] wwwdocs: style: Simplify handling of containers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/mbox/"},{"id":6534,"url":"https://patchwork.plctlab.org/api/1.2/patches/6534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:15:31","name":"i386: Fix up BFmode comparisons in conditional moves [PR107322]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/mbox/"},{"id":6537,"url":"https://patchwork.plctlab.org/api/1.2/patches/6537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:23:17","name":"builtins: Add __builtin_nextafterf16b builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/mbox/"},{"id":6540,"url":"https://patchwork.plctlab.org/api/1.2/patches/6540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:29:14","name":"libstdc++: Small extended float support tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/mbox/"},{"id":6541,"url":"https://patchwork.plctlab.org/api/1.2/patches/6541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:30:55","name":"c++, v2: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/mbox/"},{"id":6542,"url":"https://patchwork.plctlab.org/api/1.2/patches/6542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:31:09","name":"[zero-call-used-regs] Add leafy mode for zero-call-used-regs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/mbox/"},{"id":6599,"url":"https://patchwork.plctlab.org/api/1.2/patches/6599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/","msgid":"<20221021091621.335F21331A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-21T09:16:20","name":"tree-optimization/107323 - loop distribution partition ordering issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/mbox/"},{"id":6607,"url":"https://patchwork.plctlab.org/api/1.2/patches/6607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/","msgid":"<20221021095119.473425-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-21T09:51:19","name":"[committed] libstdc++: Fix std::move_only_function for incomplete parameter types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/mbox/"},{"id":6668,"url":"https://patchwork.plctlab.org/api/1.2/patches/6668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/","msgid":"<20221021122414.3375395-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-21T12:24:15","name":"lto: Always quote path to touch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6709,"url":"https://patchwork.plctlab.org/api/1.2/patches/6709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/","msgid":"<20221021131426.308205-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-21T13:14:26","name":"Rename nonzero_bits to known_zero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/mbox/"},{"id":6729,"url":"https://patchwork.plctlab.org/api/1.2/patches/6729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-2-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:02","name":"[1/2] ivopts: Revert computation of address cost complexity.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6731,"url":"https://patchwork.plctlab.org/api/1.2/patches/6731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-3-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:03","name":"[2/2] ivopts: Consider number of invariants when calculating register pressure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6800,"url":"https://patchwork.plctlab.org/api/1.2/patches/6800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:42:48","name":"builtins: Add various complex builtins for _Float{16,32,64,128,32x,64x,128x}","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/mbox/"},{"id":6804,"url":"https://patchwork.plctlab.org/api/1.2/patches/6804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:58:19","name":"libstdc++-v3: support for extended floating point types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/mbox/"},{"id":6805,"url":"https://patchwork.plctlab.org/api/1.2/patches/6805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:49","name":"[1/2] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/mbox/"},{"id":6806,"url":"https://patchwork.plctlab.org/api/1.2/patches/6806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:50","name":"[2/2] analyzer: use std::unique_ptr for pending_diagnostic/note","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/mbox/"},{"id":6863,"url":"https://patchwork.plctlab.org/api/1.2/patches/6863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/","msgid":"<129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com>","list_archive_url":null,"date":"2022-10-21T16:42:31","name":"vect: Make vect_check_gather_scatter reject offsets that aren'\''t multiples of BITS_PER_UNIT [PR107346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/mbox/"},{"id":7021,"url":"https://patchwork.plctlab.org/api/1.2/patches/7021/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:15:11","name":"c: tree: target: C2x (...) function prototypes and va_start relaxation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/mbox/"},{"id":7022,"url":"https://patchwork.plctlab.org/api/1.2/patches/7022/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:46:13","name":"[v2] xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/mbox/"},{"id":7023,"url":"https://patchwork.plctlab.org/api/1.2/patches/7023/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/","msgid":"<20221021232824.1093138-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:28:24","name":"c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/mbox/"},{"id":7024,"url":"https://patchwork.plctlab.org/api/1.2/patches/7024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/","msgid":"<20221021232922.1093229-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:29:22","name":"c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/mbox/"},{"id":7880,"url":"https://patchwork.plctlab.org/api/1.2/patches/7880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/","msgid":"<9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com>","list_archive_url":null,"date":"2022-10-22T11:54:20","name":"libgcc: Update '\''gthr-mcf.h'\'' to include a dedicated header for libobjc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/mbox/"},{"id":7893,"url":"https://patchwork.plctlab.org/api/1.2/patches/7893/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/","msgid":"<20221022142529.376406-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-22T14:25:29","name":"[COMMITTED] Update selftest such that [-Inf, +Inf] is always VARYING for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/mbox/"},{"id":7917,"url":"https://patchwork.plctlab.org/api/1.2/patches/7917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/","msgid":"<20221022175911.08E2733ED8@hamza.pair.com>","list_archive_url":null,"date":"2022-10-22T17:59:08","name":"[committed] wwwdocs: index: Rotate news from 2018-08 to 2020-12","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/mbox/"},{"id":7967,"url":"https://patchwork.plctlab.org/api/1.2/patches/7967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/","msgid":"<20221023093454.7et6anfgzksfssxg@begin>","list_archive_url":null,"date":"2022-10-23T09:34:54","name":": Fix static-pie on Hurd target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/mbox/"},{"id":8042,"url":"https://patchwork.plctlab.org/api/1.2/patches/8042/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/","msgid":"<20221023145633.501586-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-23T14:56:33","name":"[PR,tree-optimization/107365] Check HONOR_NANS instead of flag_finite_math_only in frange:verify_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/mbox/"},{"id":8060,"url":"https://patchwork.plctlab.org/api/1.2/patches/8060/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/","msgid":"<20221023165224.97237-1-keegan@undefinedbehaviour.org>","list_archive_url":null,"date":"2022-10-23T16:52:24","name":"c: If -fplan9-extensions, allow duplicate field declarations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/mbox/"},{"id":8102,"url":"https://patchwork.plctlab.org/api/1.2/patches/8102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/","msgid":"<20221024002828.28861-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-24T00:28:28","name":"Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/mbox/"},{"id":8110,"url":"https://patchwork.plctlab.org/api/1.2/patches/8110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/","msgid":"<20221024013916.14043-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:39:16","name":"RISC-V: Fix REG_CLASS_CONTENTS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8115,"url":"https://patchwork.plctlab.org/api/1.2/patches/8115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/","msgid":"<20221024015344.22546-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:53:44","name":"RISC-V: Support (set (mem) (const_poly_int)) handling and remove TI/TF.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8116,"url":"https://patchwork.plctlab.org/api/1.2/patches/8116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020312.26851-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:03:12","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8121,"url":"https://patchwork.plctlab.org/api/1.2/patches/8121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020524.27704-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:05:24","name":"RISC-V: Remove unused TI/TF vector modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8122,"url":"https://patchwork.plctlab.org/api/1.2/patches/8122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020853.29547-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:08:53","name":"RISC-V: Support load/store in mov pattern for RVV modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8125,"url":"https://patchwork.plctlab.org/api/1.2/patches/8125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022028.197505-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:20:28","name":"RISC-V: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8127,"url":"https://patchwork.plctlab.org/api/1.2/patches/8127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022737.52627-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:27:37","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8129,"url":"https://patchwork.plctlab.org/api/1.2/patches/8129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/","msgid":"<20221024024604.18324-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-24T02:46:04","name":"ix86: Suggest unroll factor for loop vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/mbox/"},{"id":8137,"url":"https://patchwork.plctlab.org/api/1.2/patches/8137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T03:14:20","name":"[PATCH-2,rs6000] Reverse V8HI on Power8 by vector rotation [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/mbox/"},{"id":8181,"url":"https://patchwork.plctlab.org/api/1.2/patches/8181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:19:17","name":"c, c++: Fix up excess precision handling of scalar_to_vector conversion [PR107358]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/mbox/"},{"id":8184,"url":"https://patchwork.plctlab.org/api/1.2/patches/8184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:27:25","name":"c++: Fix up constexpr handling of char/signed char/short pre/post inc/decrement [PR105774]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/mbox/"},{"id":8228,"url":"https://patchwork.plctlab.org/api/1.2/patches/8228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/","msgid":"<1910003.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:25:10","name":"Relax assertion in profile.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/mbox/"},{"id":8247,"url":"https://patchwork.plctlab.org/api/1.2/patches/8247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/","msgid":"<3519176.R56niFO833@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:54:55","name":"ARM: Make ARMv8-M attribute cmse_nonsecure_call work in Ada","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/mbox/"},{"id":8248,"url":"https://patchwork.plctlab.org/api/1.2/patches/8248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/","msgid":"<1806820.atdPhlSkOF@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:57:31","name":"Aarch64: Do not define DONT_USE_BUILTIN_SETJMP","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/mbox/"},{"id":8252,"url":"https://patchwork.plctlab.org/api/1.2/patches/8252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/","msgid":"<20221024090125.16371-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-24T09:01:25","name":"Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/mbox/"},{"id":8288,"url":"https://patchwork.plctlab.org/api/1.2/patches/8288/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/","msgid":"<20221024095530.16284-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-24T09:55:30","name":"RISC-V: Add h extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/mbox/"},{"id":8324,"url":"https://patchwork.plctlab.org/api/1.2/patches/8324/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/","msgid":"<95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com>","list_archive_url":null,"date":"2022-10-24T10:43:08","name":"vect: Fix wrong shift_n after widening on BE [PR107338]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/mbox/"},{"id":9131,"url":"https://patchwork.plctlab.org/api/1.2/patches/9131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/","msgid":"<20221024133316.33026-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-24T13:33:16","name":"[PR,tree-optimization/107355] Handle NANs in abs range-op entry.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/mbox/"},{"id":9516,"url":"https://patchwork.plctlab.org/api/1.2/patches/9516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/","msgid":"<20221024142414.161380-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T14:24:14","name":"RISC-V: Fix typo.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/mbox/"},{"id":9688,"url":"https://patchwork.plctlab.org/api/1.2/patches/9688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/","msgid":"<7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:26:44","name":"[OG12,commit] amdgcn, libgomp: USM allocation update","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/mbox/"},{"id":9689,"url":"https://patchwork.plctlab.org/api/1.2/patches/9689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/","msgid":"<20221024162726.3463437-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-24T16:27:26","name":"c++: remove use_default_args parm of coerce_template_parms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/mbox/"},{"id":9730,"url":"https://patchwork.plctlab.org/api/1.2/patches/9730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T16:38:23","name":"[OG12,commit] amdgcn: disallow USM on gfx908","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/mbox/"},{"id":9771,"url":"https://patchwork.plctlab.org/api/1.2/patches/9771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/","msgid":"<264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:50:40","name":"[OG12,commit] vect: WORKAROUND vectorizer bug","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/mbox/"},{"id":9870,"url":"https://patchwork.plctlab.org/api/1.2/patches/9870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T17:13:25","name":"[v2] c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/mbox/"},{"id":9925,"url":"https://patchwork.plctlab.org/api/1.2/patches/9925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-24T18:24:22","name":"[(pushed)] x86: fix VENDOR_MAX enum value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/mbox/"},{"id":10070,"url":"https://patchwork.plctlab.org/api/1.2/patches/10070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/","msgid":"<87mt9lvw3y.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-24T19:51:13","name":"libgomp/nvptx: Prepare for reverse-offload callback handling, resolve spurious SIGSEGVs (was: [Patch][v5] libgomp/nvptx: Prepare for reverse-offload callback handling)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/mbox/"},{"id":10136,"url":"https://patchwork.plctlab.org/api/1.2/patches/10136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/","msgid":"<20221024201927.300C733E59@hamza.pair.com>","list_archive_url":null,"date":"2022-10-24T20:19:24","name":"[committed] wwwdocs: search: Remove trailing slashes on tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/mbox/"},{"id":10275,"url":"https://patchwork.plctlab.org/api/1.2/patches/10275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/","msgid":"<20221024205233.1760101-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:52:33","name":"[committed] analyzer: handle \"pipe\" and \"pipe2\" [PR106300]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/mbox/"},{"id":10276,"url":"https://patchwork.plctlab.org/api/1.2/patches/10276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/","msgid":"<20221024205312.1760173-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:12","name":"[committed] analyzer: simplify sm_state_map lookup","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/mbox/"},{"id":10277,"url":"https://patchwork.plctlab.org/api/1.2/patches/10277/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/","msgid":"<20221024205348.1760258-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:48","name":"[committed] analyzer: handle (NULL == &VAR) [PR107345]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/mbox/"},{"id":10278,"url":"https://patchwork.plctlab.org/api/1.2/patches/10278/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/","msgid":"<20221024205453.1760357-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:54:53","name":"[committed] diagnostics: fix ICE in sarif output with NULL filename [PR107366]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/mbox/"},{"id":10279,"url":"https://patchwork.plctlab.org/api/1.2/patches/10279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/","msgid":"<20221024205554.1760903-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:55:54","name":"[commited] analyzer: fix ICE on va_copy [PR107349]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/mbox/"},{"id":10477,"url":"https://patchwork.plctlab.org/api/1.2/patches/10477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/","msgid":"<20221025032238.322211-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T03:22:38","name":"RISC-V: ADJUST_NUNITS according to -march.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10484,"url":"https://patchwork.plctlab.org/api/1.2/patches/10484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/","msgid":"<766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz>","list_archive_url":null,"date":"2022-10-25T04:23:53","name":"[pushed] i386: fix pedantic warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/mbox/"},{"id":10485,"url":"https://patchwork.plctlab.org/api/1.2/patches/10485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/","msgid":"<1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz>","list_archive_url":null,"date":"2022-10-25T05:01:02","name":"riscv: fix cross compiler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/mbox/"},{"id":10510,"url":"https://patchwork.plctlab.org/api/1.2/patches/10510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/","msgid":"<20221025061733.41146-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-25T06:17:33","name":"RISC-V: Recognized Svinval and Svnapot extensions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/mbox/"},{"id":10577,"url":"https://patchwork.plctlab.org/api/1.2/patches/10577/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/","msgid":"<20221025080230.C01D613A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T08:02:30","name":"tree-optimization/100756 - niter analysis and folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10591,"url":"https://patchwork.plctlab.org/api/1.2/patches/10591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:47:29","name":"[committed] gimplify: Don'\''t add GIMPLE_ASSUME if errors were seen [PR107369]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/mbox/"},{"id":10592,"url":"https://patchwork.plctlab.org/api/1.2/patches/10592/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:48:21","name":"[committed] gimplify: Call gimple_boolify on IFN_ASSUME argument [PR107368]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/mbox/"},{"id":10593,"url":"https://patchwork.plctlab.org/api/1.2/patches/10593/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:49:04","name":"[committed] gimplify: Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/mbox/"},{"id":10640,"url":"https://patchwork.plctlab.org/api/1.2/patches/10640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/","msgid":"<20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T09:15:09","name":"Move NOP stripping in SCEV analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/mbox/"},{"id":10685,"url":"https://patchwork.plctlab.org/api/1.2/patches/10685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025100103.1736564-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T10:01:04","name":"IRA: Make sure array is big enough","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10697,"url":"https://patchwork.plctlab.org/api/1.2/patches/10697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025101132.58E5F13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T10:11:31","name":"tree-optimization/107176 - SCEV analysis association issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10780,"url":"https://patchwork.plctlab.org/api/1.2/patches/10780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025130926.6319B13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T13:09:26","name":"unswitch most profitable condition first","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10790,"url":"https://patchwork.plctlab.org/api/1.2/patches/10790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/","msgid":"<20221025135323.98303-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T13:53:23","name":"RISC-V: Fix a mistake in previous patch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10831,"url":"https://patchwork.plctlab.org/api/1.2/patches/10831/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025141919.1789727-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T14:19:20","name":"c++: Use in-process client when networking is disabled","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10860,"url":"https://patchwork.plctlab.org/api/1.2/patches/10860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025151512.1791109-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T15:15:13","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10866,"url":"https://patchwork.plctlab.org/api/1.2/patches/10866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T15:21:15","name":"[v2] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/mbox/"},{"id":10882,"url":"https://patchwork.plctlab.org/api/1.2/patches/10882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T16:29:21","name":"rs6000: Add CCANY; replace signed by ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/mbox/"},{"id":10886,"url":"https://patchwork.plctlab.org/api/1.2/patches/10886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/","msgid":"<20221025163709.95817-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:09","name":"[pushed] c++: improve failed constexpr assume diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/mbox/"},{"id":10887,"url":"https://patchwork.plctlab.org/api/1.2/patches/10887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/","msgid":"<20221025163750.96139-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:50","name":"[pushed] c++: constexpr-evaluate more assumes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/mbox/"},{"id":10899,"url":"https://patchwork.plctlab.org/api/1.2/patches/10899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/","msgid":"<20221025172443.6732-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-25T17:24:43","name":"[v2] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/mbox/"},{"id":10912,"url":"https://patchwork.plctlab.org/api/1.2/patches/10912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T17:39:33","name":"tsan: fix test for machines without pthread_cond_clockwait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/mbox/"},{"id":10914,"url":"https://patchwork.plctlab.org/api/1.2/patches/10914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/","msgid":"<20221025180506.108938-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T18:05:06","name":"[pushed] c++: correct fold_operand change","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/mbox/"},{"id":10939,"url":"https://patchwork.plctlab.org/api/1.2/patches/10939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/","msgid":"<20221025185733.F0F3A33E37@hamza.pair.com>","list_archive_url":null,"date":"2022-10-25T18:57:30","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/mbox/"},{"id":10973,"url":"https://patchwork.plctlab.org/api/1.2/patches/10973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T20:16:11","name":"c++: Adjust synthetic template parm creation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/mbox/"},{"id":10984,"url":"https://patchwork.plctlab.org/api/1.2/patches/10984/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/","msgid":"<20221025205901.125058-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T20:59:01","name":"Convert flag_finite_math_only uses in frange to HONOR_*.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/mbox/"},{"id":10985,"url":"https://patchwork.plctlab.org/api/1.2/patches/10985/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/","msgid":"<20221025210140.125230-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T21:01:40","name":"[PR,tree-optimization/107394] Canonicalize global franges as they are read back.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/mbox/"},{"id":10986,"url":"https://patchwork.plctlab.org/api/1.2/patches/10986/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T21:06:59","name":"[PUSHED] Start using discriminators in AutoFDO","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":11024,"url":"https://patchwork.plctlab.org/api/1.2/patches/11024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T00:38:12","name":"[PUSHED] Don'\''t force DWARF4 for AutoFDO tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/mbox/"},{"id":11037,"url":"https://patchwork.plctlab.org/api/1.2/patches/11037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/","msgid":"<20221026022847.2932438-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-26T02:28:47","name":"[x86] Enable V4BFmode and V2BFmode.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/mbox/"},{"id":11070,"url":"https://patchwork.plctlab.org/api/1.2/patches/11070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/","msgid":"<20221026055248.94100-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-26T05:52:48","name":"i386: Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/mbox/"},{"id":11074,"url":"https://patchwork.plctlab.org/api/1.2/patches/11074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/","msgid":"<9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-26T06:27:51","name":"xtensa: Fix out-of-bounds array access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/mbox/"},{"id":11102,"url":"https://patchwork.plctlab.org/api/1.2/patches/11102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/","msgid":"<20221026074950.10462-1-sebastian.huber@embedded-brains.de>","list_archive_url":null,"date":"2022-10-26T07:49:50","name":"riscv/RTEMS: Add RISCV_GCOV_TYPE_SIZE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/mbox/"},{"id":11104,"url":"https://patchwork.plctlab.org/api/1.2/patches/11104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-2-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:26","name":"[Rust,front-end,v3,01/46] Use DW_ATE_UTF for the Rust '\''char'\'' type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/mbox/"},{"id":11109,"url":"https://patchwork.plctlab.org/api/1.2/patches/11109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-3-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:27","name":"[Rust,front-end,v3,02/46] gccrs: Add nessecary hooks for a Rust front-end testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/mbox/"},{"id":11112,"url":"https://patchwork.plctlab.org/api/1.2/patches/11112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-4-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:28","name":"[Rust,front-end,v3,03/46] gccrs: Add Debug info testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/mbox/"},{"id":11108,"url":"https://patchwork.plctlab.org/api/1.2/patches/11108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-5-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:29","name":"[Rust,front-end,v3,04/46] gccrs: Add link cases testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/mbox/"},{"id":11116,"url":"https://patchwork.plctlab.org/api/1.2/patches/11116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-6-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:30","name":"[Rust,front-end,v3,05/46] gccrs: Add general compilation test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/mbox/"},{"id":11107,"url":"https://patchwork.plctlab.org/api/1.2/patches/11107/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-7-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:31","name":"[Rust,front-end,v3,06/46] gccrs: Add execution test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/mbox/"},{"id":11111,"url":"https://patchwork.plctlab.org/api/1.2/patches/11111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-8-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:32","name":"[Rust,front-end,v3,07/46] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/mbox/"},{"id":11121,"url":"https://patchwork.plctlab.org/api/1.2/patches/11121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-9-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:33","name":"[Rust,front-end,v3,08/46] gccrs: Add Rust front-end base AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/mbox/"},{"id":11114,"url":"https://patchwork.plctlab.org/api/1.2/patches/11114/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-10-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:34","name":"[Rust,front-end,v3,09/46] gccrs: Add definitions of Rust Items in AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/mbox/"},{"id":11127,"url":"https://patchwork.plctlab.org/api/1.2/patches/11127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-11-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:35","name":"[Rust,front-end,v3,10/46] gccrs: Add full definitions of Rust AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/mbox/"},{"id":11110,"url":"https://patchwork.plctlab.org/api/1.2/patches/11110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-12-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:36","name":"[Rust,front-end,v3,11/46] gccrs: Add Rust AST visitors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/mbox/"},{"id":11113,"url":"https://patchwork.plctlab.org/api/1.2/patches/11113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-13-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:37","name":"[Rust,front-end,v3,12/46] gccrs: Add Lexer for Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/mbox/"},{"id":11115,"url":"https://patchwork.plctlab.org/api/1.2/patches/11115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-14-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:38","name":"[Rust,front-end,v3,13/46] gccrs: Add Parser for Rust front-end pt.1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/mbox/"},{"id":11118,"url":"https://patchwork.plctlab.org/api/1.2/patches/11118/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-15-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:39","name":"[Rust,front-end,v3,14/46] gccrs: Add Parser for Rust front-end pt.2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/mbox/"},{"id":11123,"url":"https://patchwork.plctlab.org/api/1.2/patches/11123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-16-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:40","name":"[Rust,front-end,v3,15/46] gccrs: Add expansion pass for the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/mbox/"},{"id":11119,"url":"https://patchwork.plctlab.org/api/1.2/patches/11119/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-17-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:41","name":"[Rust,front-end,v3,16/46] gccrs: Add name resolution pass to the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/mbox/"},{"id":11122,"url":"https://patchwork.plctlab.org/api/1.2/patches/11122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-18-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:42","name":"[Rust,front-end,v3,17/46] gccrs: Add declarations for Rust HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/mbox/"},{"id":11124,"url":"https://patchwork.plctlab.org/api/1.2/patches/11124/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-19-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:43","name":"[Rust,front-end,v3,18/46] gccrs: Add HIR definitions and visitor framework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/mbox/"},{"id":11128,"url":"https://patchwork.plctlab.org/api/1.2/patches/11128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-20-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:44","name":"[Rust,front-end,v3,19/46] gccrs: Add AST to HIR lowering pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/mbox/"},{"id":11120,"url":"https://patchwork.plctlab.org/api/1.2/patches/11120/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-21-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:45","name":"[Rust,front-end,v3,20/46] gccrs: Add wrapper for make_unique","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/mbox/"},{"id":11139,"url":"https://patchwork.plctlab.org/api/1.2/patches/11139/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-22-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:46","name":"[Rust,front-end,v3,21/46] gccrs: Add port of FNV hash used during legacy symbol mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/mbox/"},{"id":11125,"url":"https://patchwork.plctlab.org/api/1.2/patches/11125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-23-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:47","name":"[Rust,front-end,v3,22/46] gccrs: Add Rust ABI enum helpers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/mbox/"},{"id":11129,"url":"https://patchwork.plctlab.org/api/1.2/patches/11129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-24-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:48","name":"[Rust,front-end,v3,23/46] gccrs: Add Base62 implementation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/mbox/"},{"id":11126,"url":"https://patchwork.plctlab.org/api/1.2/patches/11126/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-25-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:49","name":"[Rust,front-end,v3,24/46] gccrs: Add implementation of Optional","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/mbox/"},{"id":11131,"url":"https://patchwork.plctlab.org/api/1.2/patches/11131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-26-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:50","name":"[Rust,front-end,v3,25/46] gccrs: Add attributes checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/mbox/"},{"id":11132,"url":"https://patchwork.plctlab.org/api/1.2/patches/11132/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-27-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:51","name":"[Rust,front-end,v3,26/46] gccrs: Add helpers mappings canonical path and lang items","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/mbox/"},{"id":11135,"url":"https://patchwork.plctlab.org/api/1.2/patches/11135/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-28-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:52","name":"[Rust,front-end,v3,27/46] gccrs: Add type resolution and trait solving pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/mbox/"},{"id":11137,"url":"https://patchwork.plctlab.org/api/1.2/patches/11137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-29-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:53","name":"[Rust,front-end,v3,28/46] gccrs: Add Rust type information","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/mbox/"},{"id":11145,"url":"https://patchwork.plctlab.org/api/1.2/patches/11145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-30-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:54","name":"[Rust,front-end,v3,29/46] gccrs: Add remaining type system transformations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/mbox/"},{"id":11142,"url":"https://patchwork.plctlab.org/api/1.2/patches/11142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-31-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:55","name":"[Rust,front-end,v3,30/46] gccrs: Add unsafe checks for Rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/mbox/"},{"id":11130,"url":"https://patchwork.plctlab.org/api/1.2/patches/11130/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-32-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:56","name":"[Rust,front-end,v3,31/46] gccrs: Add const checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/mbox/"},{"id":11148,"url":"https://patchwork.plctlab.org/api/1.2/patches/11148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-33-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:57","name":"[Rust,front-end,v3,32/46] gccrs: Add privacy checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/mbox/"},{"id":11144,"url":"https://patchwork.plctlab.org/api/1.2/patches/11144/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-34-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:58","name":"[Rust,front-end,v3,33/46] gccrs: Add dead code scan on HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/mbox/"},{"id":11143,"url":"https://patchwork.plctlab.org/api/1.2/patches/11143/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-35-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:59","name":"[Rust,front-end,v3,34/46] gccrs: Add unused variable scan","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/mbox/"},{"id":11150,"url":"https://patchwork.plctlab.org/api/1.2/patches/11150/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-36-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:00","name":"[Rust,front-end,v3,35/46] gccrs: Add metadata ouptput pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/mbox/"},{"id":11147,"url":"https://patchwork.plctlab.org/api/1.2/patches/11147/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-37-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:01","name":"[Rust,front-end,v3,36/46] gccrs: Add base for HIR to GCC GENERIC lowering","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/mbox/"},{"id":11136,"url":"https://patchwork.plctlab.org/api/1.2/patches/11136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-38-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:02","name":"[Rust,front-end,v3,37/46] gccrs: Add HIR to GCC GENERIC lowering for all nodes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/mbox/"},{"id":11134,"url":"https://patchwork.plctlab.org/api/1.2/patches/11134/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-39-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:03","name":"[Rust,front-end,v3,38/46] gccrs: Add HIR to GCC GENERIC lowering entry point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/mbox/"},{"id":11151,"url":"https://patchwork.plctlab.org/api/1.2/patches/11151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-40-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:04","name":"[Rust,front-end,v3,39/46] gccrs: These are wrappers ported from reusing gccgo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/mbox/"},{"id":11149,"url":"https://patchwork.plctlab.org/api/1.2/patches/11149/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-41-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:05","name":"[Rust,front-end,v3,40/46] gccrs: Add GCC Rust front-end Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/mbox/"},{"id":11141,"url":"https://patchwork.plctlab.org/api/1.2/patches/11141/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-42-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:06","name":"[Rust,front-end,v3,41/46] gccrs: Add config-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/mbox/"},{"id":11152,"url":"https://patchwork.plctlab.org/api/1.2/patches/11152/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-43-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:07","name":"[Rust,front-end,v3,42/46] gccrs: Add lang-spec.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/mbox/"},{"id":11153,"url":"https://patchwork.plctlab.org/api/1.2/patches/11153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-44-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:08","name":"[Rust,front-end,v3,43/46] gccrs: Add lang.opt","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/mbox/"},{"id":11154,"url":"https://patchwork.plctlab.org/api/1.2/patches/11154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-45-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:09","name":"[Rust,front-end,v3,44/46] gccrs: Add compiler driver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/mbox/"},{"id":11146,"url":"https://patchwork.plctlab.org/api/1.2/patches/11146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-46-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:10","name":"[Rust,front-end,v3,45/46] gccrs: Compiler proper interface kicks off the pipeline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/mbox/"},{"id":11155,"url":"https://patchwork.plctlab.org/api/1.2/patches/11155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-47-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:11","name":"[Rust,front-end,v3,46/46] gccrs: Add README, CONTRIBUTING and compiler logo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/mbox/"},{"id":11156,"url":"https://patchwork.plctlab.org/api/1.2/patches/11156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:23:02","name":"c++: Fix excess precision related ICE on invalid binop [PR107382, PR107383]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/mbox/"},{"id":11172,"url":"https://patchwork.plctlab.org/api/1.2/patches/11172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/","msgid":"<8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com>","list_archive_url":null,"date":"2022-10-26T09:46:06","name":"[OG12,committed] Handle operator new with alignment in USM transform","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/mbox/"},{"id":11197,"url":"https://patchwork.plctlab.org/api/1.2/patches/11197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/","msgid":"<9321d38e-a185-5505-62a5-574d64446798@suse.cz>","list_archive_url":null,"date":"2022-10-26T11:09:18","name":"docs: document sanitizers can trigger warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/mbox/"},{"id":11207,"url":"https://patchwork.plctlab.org/api/1.2/patches/11207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/","msgid":"<20221026114052.17713-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-26T11:40:52","name":"[V2] rs6000: Support to build constants by li/lis+oris/xoris","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/mbox/"},{"id":11219,"url":"https://patchwork.plctlab.org/api/1.2/patches/11219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zq4wgf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-26T12:10:24","name":"Document '\''distclean-stage[N]'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":11271,"url":"https://patchwork.plctlab.org/api/1.2/patches/11271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-26T13:46:47","name":"[PING] options: Clarify '\''Init'\'' option property usage for streaming optimization (was: [PATCH] options, lto: Optimize streaming of optimization nodes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":11279,"url":"https://patchwork.plctlab.org/api/1.2/patches/11279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T13:49:36","name":"[COMMITTED] Check if varying may also be non-negative.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/mbox/"},{"id":11282,"url":"https://patchwork.plctlab.org/api/1.2/patches/11282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/","msgid":"<20221026135238.24678-1-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-10-26T13:52:38","name":"ipa-visibility: remove assert in TLS optimization [PR107353]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/mbox/"},{"id":11323,"url":"https://patchwork.plctlab.org/api/1.2/patches/11323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T16:10:10","name":"[v3] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/mbox/"},{"id":11341,"url":"https://patchwork.plctlab.org/api/1.2/patches/11341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T18:26:53","name":"[v4] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/mbox/"},{"id":11359,"url":"https://patchwork.plctlab.org/api/1.2/patches/11359/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/","msgid":"<20221026185857.234023-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-26T18:58:57","name":"x86: Replace ne:CCC/ne:CCO with UNSPEC_CC_NE in neg patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/mbox/"},{"id":11406,"url":"https://patchwork.plctlab.org/api/1.2/patches/11406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/","msgid":"","list_archive_url":null,"date":"2022-10-26T19:15:38","name":"Fortran: BOZ literal constants are not compatible to any type [PR103413]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/mbox/"},{"id":11407,"url":"https://patchwork.plctlab.org/api/1.2/patches/11407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/","msgid":"<20221026192311.12260-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-26T19:23:11","name":"[v3] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/mbox/"},{"id":11439,"url":"https://patchwork.plctlab.org/api/1.2/patches/11439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/","msgid":"<20221026204005.1864136-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T20:40:05","name":"[v3] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/mbox/"},{"id":11443,"url":"https://patchwork.plctlab.org/api/1.2/patches/11443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/","msgid":"<20221026211806.1866873-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:18:06","name":"[committed] analyzer: add sm-fd.dot","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/mbox/"},{"id":11444,"url":"https://patchwork.plctlab.org/api/1.2/patches/11444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/","msgid":"<20221026212300.1867175-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:23:00","name":"[committed] analyzer: fixes to file-descriptor handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/mbox/"},{"id":11447,"url":"https://patchwork.plctlab.org/api/1.2/patches/11447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/","msgid":"<20221026221226.9957A33E26@hamza.pair.com>","list_archive_url":null,"date":"2022-10-26T22:12:23","name":"[committed] wwwdocs: style: Remove link to validator.w3.org in footer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/mbox/"},{"id":11533,"url":"https://patchwork.plctlab.org/api/1.2/patches/11533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/","msgid":"<20221027033829.22918-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T03:38:29","name":"[v2] Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/mbox/"},{"id":11620,"url":"https://patchwork.plctlab.org/api/1.2/patches/11620/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:09:59","name":"testsuite: Adjust vect-bitfield-read-* with vect_shift and vect_long_long [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/mbox/"},{"id":11638,"url":"https://patchwork.plctlab.org/api/1.2/patches/11638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:59:58","name":"libstdc++: std::to_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/mbox/"},{"id":11639,"url":"https://patchwork.plctlab.org/api/1.2/patches/11639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:17:09","name":"c++: Fix ICE on g++.dg/modules/adl-3_c.C [PR107379]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/mbox/"},{"id":11644,"url":"https://patchwork.plctlab.org/api/1.2/patches/11644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:30:32","name":"[(pushed)] lto: do not load LTO stream for aliases [PR107418]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/mbox/"},{"id":11656,"url":"https://patchwork.plctlab.org/api/1.2/patches/11656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:42:00","name":"lto-dump: modernize a bit","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/mbox/"},{"id":11737,"url":"https://patchwork.plctlab.org/api/1.2/patches/11737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T10:51:24","name":"RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11739,"url":"https://patchwork.plctlab.org/api/1.2/patches/11739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/","msgid":"<20221027105354.3151191-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-27T10:53:54","name":"[x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/mbox/"},{"id":11776,"url":"https://patchwork.plctlab.org/api/1.2/patches/11776/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T12:49:42","name":"[v2] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11796,"url":"https://patchwork.plctlab.org/api/1.2/patches/11796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T13:21:43","name":"[pushed] aarch64: Reinstate some uses of CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/mbox/"},{"id":11806,"url":"https://patchwork.plctlab.org/api/1.2/patches/11806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/","msgid":"<20221027144152.335455-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-27T14:41:52","name":"RISC-V: Change constexpr back to CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/mbox/"},{"id":11835,"url":"https://patchwork.plctlab.org/api/1.2/patches/11835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/","msgid":"<1666883439-7725-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-10-27T15:10:39","name":"Use simple_dce_from_worklist with match_simplify_replacement.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/mbox/"},{"id":11853,"url":"https://patchwork.plctlab.org/api/1.2/patches/11853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/","msgid":"<20221027153906.24773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-27T15:39:06","name":"c++: -Wdangling-reference and system headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/mbox/"},{"id":11855,"url":"https://patchwork.plctlab.org/api/1.2/patches/11855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T16:00:39","name":"c++: Templated lambda mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/mbox/"},{"id":11876,"url":"https://patchwork.plctlab.org/api/1.2/patches/11876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/","msgid":"<20221027164750.97737-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-27T16:47:50","name":"libstdc++: Implement ranges::cartesian_product_view from P2374R4","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/mbox/"},{"id":11894,"url":"https://patchwork.plctlab.org/api/1.2/patches/11894/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/","msgid":"<38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-27T17:30:11","name":"c++: libcpp: Support raw strings with newlines in directives [PR55971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/mbox/"},{"id":11907,"url":"https://patchwork.plctlab.org/api/1.2/patches/11907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/","msgid":"<20221027181125.1658982-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-10-27T18:11:25","name":"RISC-V: Add Zawrs ISA extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/mbox/"},{"id":12004,"url":"https://patchwork.plctlab.org/api/1.2/patches/12004/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:42","name":"[v2,1/3] libcpp: reject codepoints above 0x10FFFF","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/mbox/"},{"id":12002,"url":"https://patchwork.plctlab.org/api/1.2/patches/12002/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-3-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:43","name":"[v2,2/3] libcpp: add a function to determine UTF-8 validity of a C string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/mbox/"},{"id":12003,"url":"https://patchwork.plctlab.org/api/1.2/patches/12003/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-4-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:44","name":"[v2,3/3] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/mbox/"},{"id":12018,"url":"https://patchwork.plctlab.org/api/1.2/patches/12018/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:38:27","name":"[committed] c: C2x enums with fixed underlying type [PR61469]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/mbox/"},{"id":12085,"url":"https://patchwork.plctlab.org/api/1.2/patches/12085/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:20:06","name":"i386: using __bf16 for AVX512BF16 intrinsics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":12145,"url":"https://patchwork.plctlab.org/api/1.2/patches/12145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/","msgid":"<20221028080146.1586483-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-28T08:01:46","name":"[v3] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/mbox/"},{"id":12151,"url":"https://patchwork.plctlab.org/api/1.2/patches/12151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028083155.6628513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T08:31:54","name":"Adjust gcc.dg/vect/pr100756.c for V8SI and V16SI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12153,"url":"https://patchwork.plctlab.org/api/1.2/patches/12153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T08:39:27","name":"[v3] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12157,"url":"https://patchwork.plctlab.org/api/1.2/patches/12157/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/","msgid":"<8735b849h6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-28T08:51:17","name":"OpenACC: Don'\''t gang-privatize artificial variables [PR90115] (was: [PATCH] [og12] OpenACC: Don'\''t gang-privatize artificial variables)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":12167,"url":"https://patchwork.plctlab.org/api/1.2/patches/12167/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-28T09:09:26","name":"[committed] openmp: Allow optional comma after directive-specifier in C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/mbox/"},{"id":12168,"url":"https://patchwork.plctlab.org/api/1.2/patches/12168/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/","msgid":"<1930502.usQuhbGJ8B@fomalhaut>","list_archive_url":null,"date":"2022-10-28T09:10:29","name":"Restore RTL alias analysis for hard frame pointer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/mbox/"},{"id":12169,"url":"https://patchwork.plctlab.org/api/1.2/patches/12169/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/","msgid":"<20221028091500.2748920-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-28T09:15:01","name":"c++: Allow module name to be a single letter on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":12248,"url":"https://patchwork.plctlab.org/api/1.2/patches/12248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:34:08","name":"[v4] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12264,"url":"https://patchwork.plctlab.org/api/1.2/patches/12264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:29","name":"tree-optimization/107435 - ICE with recurrence vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12265,"url":"https://patchwork.plctlab.org/api/1.2/patches/12265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:41","name":"tree-optimization/107447 - avoid hoisting returns-twice calls in LIM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12269,"url":"https://patchwork.plctlab.org/api/1.2/patches/12269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:22:46","name":"tree-optimization/107407 - wrong code with DSE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12341,"url":"https://patchwork.plctlab.org/api/1.2/patches/12341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/","msgid":"<20221028142754.145622-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T14:27:54","name":"[committed] libstdc++: Fix allocator propagation in regex algorithms [PR107376]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/mbox/"},{"id":12388,"url":"https://patchwork.plctlab.org/api/1.2/patches/12388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/","msgid":"<20221028151553.918472-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-28T15:15:53","name":"[pushed] c++: apply friend attributes sooner","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/mbox/"},{"id":12448,"url":"https://patchwork.plctlab.org/api/1.2/patches/12448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:34:42","name":"[10/15,V3] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/mbox/"},{"id":12449,"url":"https://patchwork.plctlab.org/api/1.2/patches/12449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:40:17","name":"[12/15,V3] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/mbox/"},{"id":12531,"url":"https://patchwork.plctlab.org/api/1.2/patches/12531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-28T20:12:59","name":"Fortran: ordering of hidden procedure arguments [PR107441]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/mbox/"},{"id":12538,"url":"https://patchwork.plctlab.org/api/1.2/patches/12538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/","msgid":"<20221028204233.409310-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-28T20:42:33","name":"c++: Tweaks for -Wredundant-move [PR107363]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/mbox/"},{"id":12608,"url":"https://patchwork.plctlab.org/api/1.2/patches/12608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/","msgid":"<20221028235632.194108-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T23:56:32","name":"[committed] libstdc++: Fix dangling reference in filesystem::path::filename()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/mbox/"},{"id":12650,"url":"https://patchwork.plctlab.org/api/1.2/patches/12650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/","msgid":"<20221029065320.2561317-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T06:53:22","name":"[v4] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/mbox/"},{"id":12654,"url":"https://patchwork.plctlab.org/api/1.2/patches/12654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-2-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:24","name":"[v1,1/2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/mbox/"},{"id":12653,"url":"https://patchwork.plctlab.org/api/1.2/patches/12653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-3-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:25","name":"[v1,2/2] LoongArch: Add prefetch insns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/mbox/"},{"id":12658,"url":"https://patchwork.plctlab.org/api/1.2/patches/12658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/","msgid":"<20221029074131.1654166-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-29T07:41:31","name":"[committed] d: Make TARGET_D_MINFO_SECTION hooks in elfos.h the language default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/mbox/"},{"id":12663,"url":"https://patchwork.plctlab.org/api/1.2/patches/12663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/","msgid":"<20221029082755.781D833E4F@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T08:27:52","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/mbox/"},{"id":12668,"url":"https://patchwork.plctlab.org/api/1.2/patches/12668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-29T09:01:18","name":"[v5] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12697,"url":"https://patchwork.plctlab.org/api/1.2/patches/12697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/","msgid":"<21653628.EfDdHjke4D@fomalhaut>","list_archive_url":null,"date":"2022-10-29T12:14:23","name":"Repair --disable-sjlj-exceptions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/mbox/"},{"id":12725,"url":"https://patchwork.plctlab.org/api/1.2/patches/12725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/","msgid":"<20221029150307.06C1433E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:03:04","name":"[committed] wwwdocs: bugs: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/mbox/"},{"id":12726,"url":"https://patchwork.plctlab.org/api/1.2/patches/12726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/","msgid":"<20221029150603.93D9C33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:06:01","name":"[committed] wwwdocs: readings: Update Go-related links to new site","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/mbox/"},{"id":12727,"url":"https://patchwork.plctlab.org/api/1.2/patches/12727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/","msgid":"<20221029150914.4FA8533E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:09:12","name":"[committed] wwwdocs: frontends: Adjust Sourceforge links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/mbox/"},{"id":12775,"url":"https://patchwork.plctlab.org/api/1.2/patches/12775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/","msgid":"<20221029211510.8DC5333E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:15:07","name":"[committed] wwwdocs: gcc-10: Update two developer.arm.com links","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/mbox/"},{"id":12777,"url":"https://patchwork.plctlab.org/api/1.2/patches/12777/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/","msgid":"<20221029211820.18BD833E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:18:17","name":"[committed] wwwdocs: testing: Switch www.netlib.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/mbox/"},{"id":12778,"url":"https://patchwork.plctlab.org/api/1.2/patches/12778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/","msgid":"<20221029213327.0296B33E55@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:33:24","name":"[committed] wwwdocs: gcc-4.3: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/mbox/"},{"id":12779,"url":"https://patchwork.plctlab.org/api/1.2/patches/12779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/","msgid":"<20221029214021.C993D33E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:40:20","name":"[committed] wwwdocs: projects: Remove extra slash at end of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/mbox/"},{"id":13092,"url":"https://patchwork.plctlab.org/api/1.2/patches/13092/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/","msgid":"<20221031011036.1158443-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:10:36","name":"[V2,x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/mbox/"},{"id":13093,"url":"https://patchwork.plctlab.org/api/1.2/patches/13093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/","msgid":"<20221031012310.1237451-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:23:10","name":"Enable more optimization for 32-bit/64-bit shrd/shld with imm shift count.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/mbox/"},{"id":13094,"url":"https://patchwork.plctlab.org/api/1.2/patches/13094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/","msgid":"<20221031014022.250112-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-31T01:40:22","name":"RISC-V: Fix RVV testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/mbox/"},{"id":13212,"url":"https://patchwork.plctlab.org/api/1.2/patches/13212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:14:04","name":"Update email address","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/mbox/"},{"id":13235,"url":"https://patchwork.plctlab.org/api/1.2/patches/13235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:08","name":"[1/2] middle-end: Add new tbranch optab to add support for bit-test-and-branch operations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/mbox/"},{"id":13236,"url":"https://patchwork.plctlab.org/api/1.2/patches/13236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:50","name":"[2/2] AArch64 Support new tbranch optab.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/mbox/"},{"id":13237,"url":"https://patchwork.plctlab.org/api/1.2/patches/13237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:54:11","name":"AArch64 Extend umov and sbfx patterns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/mbox/"},{"id":13241,"url":"https://patchwork.plctlab.org/api/1.2/patches/13241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:56:42","name":"[1/8] middle-end: Recognize scalar reductions from bitfields and array_refs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/mbox/"},{"id":13239,"url":"https://patchwork.plctlab.org/api/1.2/patches/13239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:12","name":"[2/8] middle-end: Recognize scalar widening reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/mbox/"},{"id":13240,"url":"https://patchwork.plctlab.org/api/1.2/patches/13240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:42","name":"[3/8] middle-end: Support extractions of subvectors from arbitrary element position inside a vector","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/mbox/"},{"id":13242,"url":"https://patchwork.plctlab.org/api/1.2/patches/13242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:09","name":"[4/8] AArch64 aarch64: Implement widening reduction patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/mbox/"},{"id":13244,"url":"https://patchwork.plctlab.org/api/1.2/patches/13244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:50","name":"[5/8] AArch64 aarch64: Make existing V2HF be usable.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/mbox/"},{"id":13243,"url":"https://patchwork.plctlab.org/api/1.2/patches/13243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:14","name":"[6/8] AArch64: Add peephole and scheduling logic for pairwise operations that appear late in RTL.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/mbox/"},{"id":13245,"url":"https://patchwork.plctlab.org/api/1.2/patches/13245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:36","name":"[7/8] AArch64: Consolidate zero and sign extension patterns and add missing ones.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/mbox/"},{"id":13246,"url":"https://patchwork.plctlab.org/api/1.2/patches/13246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T12:00:22","name":"[8/8] AArch64: Have reload not choose to do add on the scalar side if both values exist on the SIMD side.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/mbox/"},{"id":13263,"url":"https://patchwork.plctlab.org/api/1.2/patches/13263/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/","msgid":"<7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:02:59","name":"[committed] amdgcn: Silence unused parameter warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/mbox/"},{"id":13265,"url":"https://patchwork.plctlab.org/api/1.2/patches/13265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T13:03:07","name":"[committed] amdgcn: multi-size vector reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/mbox/"},{"id":13264,"url":"https://patchwork.plctlab.org/api/1.2/patches/13264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/","msgid":"<500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:03:13","name":"[committed] amdgcn: add fmin/fmax patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/mbox/"},{"id":13272,"url":"https://patchwork.plctlab.org/api/1.2/patches/13272/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/","msgid":"<51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T14:46:25","name":"OpenMP/Fortran: '\''target update'\'' with strides + DT components","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/mbox/"},{"id":5,"url":"https://patchwork.plctlab.org/api/1.2/bundles/5/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1175,"url":"https://patchwork.plctlab.org/api/1.2/patches/1175/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T07:15:14","name":"[committed] libgomp.texi: move item from gcn to nvptx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/mbox/"},{"id":1176,"url":"https://patchwork.plctlab.org/api/1.2/patches/1176/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:06","name":"[pushed] aarch64: Disassociate ls64 from simd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/mbox/"},{"id":1177,"url":"https://patchwork.plctlab.org/api/1.2/patches/1177/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:40","name":"[pushed] aarch64: Vector move fixes for +nosimd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/mbox/"},{"id":1178,"url":"https://patchwork.plctlab.org/api/1.2/patches/1178/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085150.0F518139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:51:49","name":"tree-optimization/106913 - ICE with -da and -Wuninitialized","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1179,"url":"https://patchwork.plctlab.org/api/1.2/patches/1179/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:52:03","name":"middle-end/106909 - CTRL altering flag after folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1180,"url":"https://patchwork.plctlab.org/api/1.2/patches/1180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/","msgid":"<20220913093616.1422179-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-13T09:36:16","name":"[V2] RISC-V:Add '\''-m[no]-csr-check'\'' option in gcc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/mbox/"},{"id":1181,"url":"https://patchwork.plctlab.org/api/1.2/patches/1181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/","msgid":"<020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T09:56:58","name":"PR target/106877: Robustify reg-stack to malformed asm.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/mbox/"},{"id":1182,"url":"https://patchwork.plctlab.org/api/1.2/patches/1182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/","msgid":"<62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com>","list_archive_url":null,"date":"2022-09-13T11:03:35","name":"[OG12] openmp: Fix handling of target constructs in static member","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/mbox/"},{"id":1183,"url":"https://patchwork.plctlab.org/api/1.2/patches/1183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/","msgid":"<20220913114538.2741902-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T11:45:38","name":"c++: some missing-SFINAE fixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/mbox/"},{"id":1184,"url":"https://patchwork.plctlab.org/api/1.2/patches/1184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/","msgid":"<20220913142118.3183120-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T14:21:18","name":"[committed] c++: remove single-parameter version of mark_used","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/mbox/"},{"id":1185,"url":"https://patchwork.plctlab.org/api/1.2/patches/1185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/","msgid":"<20220913153237.305471-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-13T15:32:37","name":"LoongArch: Prepare static PIE support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/mbox/"},{"id":1186,"url":"https://patchwork.plctlab.org/api/1.2/patches/1186/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T16:42:28","name":"c++: Implement C++23 P1169R4 - static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/mbox/"},{"id":1187,"url":"https://patchwork.plctlab.org/api/1.2/patches/1187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T17:05:35","name":"[committed] libgomp: Appease some static analyzers [PR106906]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/mbox/"},{"id":1188,"url":"https://patchwork.plctlab.org/api/1.2/patches/1188/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/","msgid":"<000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T17:54:58","name":"PR tree-optimization/71343: Value number X<<2 as X*4.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/mbox/"},{"id":1189,"url":"https://patchwork.plctlab.org/api/1.2/patches/1189/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com/","msgid":"<002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T18:37:20","name":"Optimize (X<","list_archive_url":null,"date":"2022-09-13T21:01:42","name":"[v3,01/11] OpenMP 5.0: Clause ordering for OpenMP 5.0 (topological sorting by base pointer)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/839df7d51e5bf6f29054e83b3c017f57df5c1149.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1190,"url":"https://patchwork.plctlab.org/api/1.2/patches/1190/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/","msgid":"<13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:43","name":"[v3,02/11] Remove omp_target_reorder_clauses","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1192,"url":"https://patchwork.plctlab.org/api/1.2/patches/1192/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/","msgid":"<76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:44","name":"[v3,03/11] OpenMP/OpenACC struct sibling list gimplification extension and rework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1193,"url":"https://patchwork.plctlab.org/api/1.2/patches/1193/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:01:45","name":"[v3,04/11] OpenMP/OpenACC: mapping group list-handling improvements","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1194,"url":"https://patchwork.plctlab.org/api/1.2/patches/1194/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/","msgid":"<479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:15","name":"[v3,05/11] OpenMP: push attaches to end of clause list in \"target\" regions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1197,"url":"https://patchwork.plctlab.org/api/1.2/patches/1197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:16","name":"[v3,06/11] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1195,"url":"https://patchwork.plctlab.org/api/1.2/patches/1195/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/","msgid":"<4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:17","name":"[v3,07/11] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1199,"url":"https://patchwork.plctlab.org/api/1.2/patches/1199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:18","name":"[v3,08/11] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1196,"url":"https://patchwork.plctlab.org/api/1.2/patches/1196/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/","msgid":"<1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:19","name":"[v3,09/11] FYI/unfinished: OpenMP: lvalue parsing for map clauses (C++)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1200,"url":"https://patchwork.plctlab.org/api/1.2/patches/1200/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:04:29","name":"[v3,10/11] Use OMP_ARRAY_SECTION instead of TREE_LIST in C++ FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1198,"url":"https://patchwork.plctlab.org/api/1.2/patches/1198/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/","msgid":"<2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:04:30","name":"[v3,11/11] FYI/unfinished: OpenMP 5.0 \"declare mapper\" support for C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1201,"url":"https://patchwork.plctlab.org/api/1.2/patches/1201/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/","msgid":"<20220913215743.2712390-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-13T21:57:43","name":"xtensa: gcc: implement MI thunk generation for call0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/mbox/"},{"id":1202,"url":"https://patchwork.plctlab.org/api/1.2/patches/1202/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/","msgid":"<20220914012511.1012154-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-14T01:25:11","name":"[ICE] Check another epilog variable peeling case in vectorizable_nonlinear_induction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/mbox/"},{"id":1203,"url":"https://patchwork.plctlab.org/api/1.2/patches/1203/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-14T07:43:11","name":"Disallow pointer operands for |, ^ and partly & [PR106878]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/mbox/"},{"id":1204,"url":"https://patchwork.plctlab.org/api/1.2/patches/1204/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914095705.00384134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T09:57:04","name":"tree-optimization/106934 - avoid BIT_FIELD_REF of bitfields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1205,"url":"https://patchwork.plctlab.org/api/1.2/patches/1205/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/","msgid":"<20220914121921.j46kmn2btdwmj3sc@lug-owl.de>","list_archive_url":null,"date":"2022-09-14T12:19:21","name":"[COMMITTED] Fix unused variable warning (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/mbox/"},{"id":1206,"url":"https://patchwork.plctlab.org/api/1.2/patches/1206/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/","msgid":"<20220914124935.1221658-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T12:49:35","name":"[COMMITTED,PR106936] Remove assert from get_value_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/mbox/"},{"id":1207,"url":"https://patchwork.plctlab.org/api/1.2/patches/1207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914125001.E5607134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T12:50:01","name":"tree-optimization/106938 - cleanup abnormal edges after inlining","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1208,"url":"https://patchwork.plctlab.org/api/1.2/patches/1208/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914140656.640BF134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T14:06:55","name":"Move void_list_node init to common code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1209,"url":"https://patchwork.plctlab.org/api/1.2/patches/1209/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/","msgid":"<20220914141900.3489407-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-14T14:19:00","name":"libstdc++: Implement ranges::chunk_by_view from P2443R1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/mbox/"},{"id":1210,"url":"https://patchwork.plctlab.org/api/1.2/patches/1210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T14:20:26","name":"[10/15,V2] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/mbox/"},{"id":1215,"url":"https://patchwork.plctlab.org/api/1.2/patches/1215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/","msgid":"<20220914150852.1244397-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:48","name":"[COMMITTED] Minor fixes to frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/mbox/"},{"id":1214,"url":"https://patchwork.plctlab.org/api/1.2/patches/1214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/","msgid":"<20220914150852.1244397-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:49","name":"[COMMITTED] Provide cleaner set_nan(), clear_nan(), and update_nan() methods.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/mbox/"},{"id":1211,"url":"https://patchwork.plctlab.org/api/1.2/patches/1211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/","msgid":"<20220914150852.1244397-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:50","name":"[COMMITTED] Use frange::set_nan() from the generic frange::set().","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/mbox/"},{"id":1213,"url":"https://patchwork.plctlab.org/api/1.2/patches/1213/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/","msgid":"<20220914150852.1244397-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:51","name":"[COMMITTED] Pass full range to build_* in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/mbox/"},{"id":1212,"url":"https://patchwork.plctlab.org/api/1.2/patches/1212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/","msgid":"<20220914150852.1244397-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:52","name":"[COMMITTED] frange: add both zeros to ranges when there'\''s the possiblity of equality.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/mbox/"},{"id":1216,"url":"https://patchwork.plctlab.org/api/1.2/patches/1216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/","msgid":"<8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:22:08","name":"[_GLIBCXX_INLINE_VERSION] Cleanup gnu-versioned-namespace.ver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/mbox/"},{"id":1217,"url":"https://patchwork.plctlab.org/api/1.2/patches/1217/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/","msgid":"<99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:26:16","name":"[_GLIBCXX_INLINE_VERSION] Fix test dg-prune-output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/mbox/"},{"id":1218,"url":"https://patchwork.plctlab.org/api/1.2/patches/1218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T17:31:34","name":"OpenMP: Enable vectorization in all OpenMP loops","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/mbox/"},{"id":1219,"url":"https://patchwork.plctlab.org/api/1.2/patches/1219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/","msgid":"<0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com>","list_archive_url":null,"date":"2022-09-14T17:32:11","name":"OpenMP: Generate SIMD clones for functions with \"declare target\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/mbox/"},{"id":1220,"url":"https://patchwork.plctlab.org/api/1.2/patches/1220/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T18:09:56","name":"mips: Add appropriate linker flags when compiling with -static-pie","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/mbox/"},{"id":1221,"url":"https://patchwork.plctlab.org/api/1.2/patches/1221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/","msgid":"<20220914182315.263596-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:15","name":"[committed] libstdc++: Document LWG 1203 API change in manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/mbox/"},{"id":1223,"url":"https://patchwork.plctlab.org/api/1.2/patches/1223/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/","msgid":"<20220914182329.263649-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:29","name":"[committed] libstdc++: Add assertion to std::promise::set_exception (LWG 2276)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/mbox/"},{"id":1222,"url":"https://patchwork.plctlab.org/api/1.2/patches/1222/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/","msgid":"<20220914182337.263664-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:37","name":"[committed] libstdc++: Add comment to 17_intro/names.cc test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/mbox/"},{"id":1224,"url":"https://patchwork.plctlab.org/api/1.2/patches/1224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/","msgid":"<20220914220435.276306-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:35","name":"[committed] libstdc++: Add missing header to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/mbox/"},{"id":1225,"url":"https://patchwork.plctlab.org/api/1.2/patches/1225/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/","msgid":"<20220914220449.276340-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:49","name":"[committed] libstdc++: Add TSan annotations to std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/mbox/"},{"id":1226,"url":"https://patchwork.plctlab.org/api/1.2/patches/1226/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-14T23:02:00","name":"float.h: Do not define INFINITY for C2x when infinities not supported","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/mbox/"},{"id":1227,"url":"https://patchwork.plctlab.org/api/1.2/patches/1227/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-15T03:36:19","name":"i386: Fixed vec_init_dup_v16bf [PR106887]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":1228,"url":"https://patchwork.plctlab.org/api/1.2/patches/1228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/","msgid":"<20220915054026.1359564-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-15T05:40:27","name":"Rewrite NAN and sign handling in frange","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/mbox/"},{"id":1229,"url":"https://patchwork.plctlab.org/api/1.2/patches/1229/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915065416.1172508-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T06:54:16","name":"testsuite: Disable zero-scratch-regs-{7, 9, 11}.c on arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1230,"url":"https://patchwork.plctlab.org/api/1.2/patches/1230/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/","msgid":"<20220915082853.109235-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:28:53","name":"RISC-V: Support poly move manipulation and selftests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1231,"url":"https://patchwork.plctlab.org/api/1.2/patches/1231/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/","msgid":"<20220915083052.74903-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-09-15T08:30:52","name":"rs6000: Load high and low part of 64bit constant independently","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/mbox/"},{"id":1232,"url":"https://patchwork.plctlab.org/api/1.2/patches/1232/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/","msgid":"<20220915084130.130148-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:41:30","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1233,"url":"https://patchwork.plctlab.org/api/1.2/patches/1233/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/","msgid":"<20220915113730.19569-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T11:37:30","name":"Fix c-c++-common/goacc/mdc-2.c and g++.dg/goacc/mdc.C tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/mbox/"},{"id":1234,"url":"https://patchwork.plctlab.org/api/1.2/patches/1234/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/","msgid":"<20220915113943.264538-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T11:39:43","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1235,"url":"https://patchwork.plctlab.org/api/1.2/patches/1235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/","msgid":"<20220915120224.56342-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T12:02:24","name":"Fix c-c++-common/gomp/target-50.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/mbox/"},{"id":1236,"url":"https://patchwork.plctlab.org/api/1.2/patches/1236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/","msgid":"<20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-15T12:23:14","name":"tree-optimization/106922 - PRE and virtual operand translation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/mbox/"},{"id":1237,"url":"https://patchwork.plctlab.org/api/1.2/patches/1237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915125234.1180957-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T12:52:35","name":"[pushed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1238,"url":"https://patchwork.plctlab.org/api/1.2/patches/1238/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/","msgid":"<20220915155822.4021344-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T15:58:22","name":"c++: constraint matching, TEMPLATE_ID_EXPR, current inst","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/mbox/"},{"id":1239,"url":"https://patchwork.plctlab.org/api/1.2/patches/1239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/","msgid":"<20220915180312.1596193-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T18:03:12","name":"c++: '\''mutable'\'' within constexpr [PR92505]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/mbox/"},{"id":1240,"url":"https://patchwork.plctlab.org/api/1.2/patches/1240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/","msgid":"<20220915201627.2942314-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:16:27","name":"c++: modules ICE with typename friend declaration","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/mbox/"},{"id":1241,"url":"https://patchwork.plctlab.org/api/1.2/patches/1241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:23:26","name":"[committed] Fortran: error recovery for bad deferred character length assignment [PR104314]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/mbox/"},{"id":1242,"url":"https://patchwork.plctlab.org/api/1.2/patches/1242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/","msgid":"<20220915204623.407931-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:46:23","name":"[committed] libstdc++: Tweak TSan annotations for std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/mbox/"},{"id":1243,"url":"https://patchwork.plctlab.org/api/1.2/patches/1243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:51:32","name":"[committed] Fortran: catch NULL pointer dereferences while simplifying PACK [PR106857]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/mbox/"},{"id":1244,"url":"https://patchwork.plctlab.org/api/1.2/patches/1244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/","msgid":"<20220915225856.413536-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T22:58:56","name":"[committed] libstdc++: Remove unnecessary header from ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/mbox/"},{"id":1245,"url":"https://patchwork.plctlab.org/api/1.2/patches/1245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/","msgid":"<20220916005443.3305032-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T00:54:43","name":"Modernize ix86_builtin_vectorized_function with corresponding expanders.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/mbox/"},{"id":1246,"url":"https://patchwork.plctlab.org/api/1.2/patches/1246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/","msgid":"<20220916010659.37555-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T01:06:59","name":"[x86] Don'\''t optimize cmp mem, 0 to load mem, reg + test reg, reg","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/mbox/"},{"id":1247,"url":"https://patchwork.plctlab.org/api/1.2/patches/1247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/","msgid":"<20220916060052.48335-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T06:00:52","name":"[x86] Adjust issue_rate for latest Intel processors.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/mbox/"},{"id":1248,"url":"https://patchwork.plctlab.org/api/1.2/patches/1248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T07:58:55","name":"vect: Fix missed gather load opportunity","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/mbox/"},{"id":1249,"url":"https://patchwork.plctlab.org/api/1.2/patches/1249/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T08:05:09","name":"vect: Fix SLP layout handling of masked loads [PR106794]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/mbox/"},{"id":1250,"url":"https://patchwork.plctlab.org/api/1.2/patches/1250/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/","msgid":"<20220916100608.491243-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T10:06:08","name":"[committed] libstdc++: Document new libstdc++.so symbol versions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/mbox/"},{"id":1251,"url":"https://patchwork.plctlab.org/api/1.2/patches/1251/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/","msgid":"<2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de>","list_archive_url":null,"date":"2022-09-16T10:19:36","name":"[v4] eliminate mutex in fast path of __register_frame","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/mbox/"},{"id":1252,"url":"https://patchwork.plctlab.org/api/1.2/patches/1252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/","msgid":"<20220916122314.3826744-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2022-09-16T12:23:14","name":"[v2] MIPS: improve -march=native arch detection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/mbox/"},{"id":1253,"url":"https://patchwork.plctlab.org/api/1.2/patches/1253/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/","msgid":"<20220916124240.176613-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-16T12:42:40","name":"[pushed] c++: member fn in omp loc list [PR106858]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/mbox/"},{"id":1254,"url":"https://patchwork.plctlab.org/api/1.2/patches/1254/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/","msgid":"<20220916161759.510516-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:17:59","name":"[committed] libstdc++: Fix Doxygen commands","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/mbox/"},{"id":1256,"url":"https://patchwork.plctlab.org/api/1.2/patches/1256/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/","msgid":"<20220916161814.510563-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:14","name":"[committed] libstdc++: Remove __alloc_neq helper","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/mbox/"},{"id":1255,"url":"https://patchwork.plctlab.org/api/1.2/patches/1255/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/","msgid":"<20220916161826.510606-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:26","name":"[committed] libstdc++: Do not use nullptr in C++03-compatible code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/mbox/"},{"id":1257,"url":"https://patchwork.plctlab.org/api/1.2/patches/1257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/","msgid":"<20220916161857.510663-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:57","name":"[committed] libstdc++: Fix tr1::variate_generator::engine_value_type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/mbox/"},{"id":1258,"url":"https://patchwork.plctlab.org/api/1.2/patches/1258/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/","msgid":"<20220916184922.3274016-1-slyich@gmail.com>","list_archive_url":null,"date":"2022-09-16T18:49:22","name":"gcc/config/t-i386: add build dependencies on i386-builtin-types.inc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/mbox/"},{"id":1259,"url":"https://patchwork.plctlab.org/api/1.2/patches/1259/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/","msgid":"<20220916202127.579816-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T20:21:27","name":"[committed] libstdc++: Fix compare_exchange_padding.cc test for std::atomic_ref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/mbox/"},{"id":1360,"url":"https://patchwork.plctlab.org/api/1.2/patches/1360/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922105053.E298E1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T10:50:53","name":"tree-optimization/99407 - DSE with data-ref analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1361,"url":"https://patchwork.plctlab.org/api/1.2/patches/1361/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/","msgid":"<20220922105533.1837026-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-22T10:55:33","name":"[COMMITTED] xtensa: gcc: enable section anchors support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/mbox/"},{"id":1362,"url":"https://patchwork.plctlab.org/api/1.2/patches/1362/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/","msgid":"<20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T11:10:08","name":"tree-optimization/106922 - missed FRE/PRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/mbox/"},{"id":1363,"url":"https://patchwork.plctlab.org/api/1.2/patches/1363/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/","msgid":"<5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz>","list_archive_url":null,"date":"2022-09-22T11:10:46","name":"remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/mbox/"},{"id":1364,"url":"https://patchwork.plctlab.org/api/1.2/patches/1364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/","msgid":"<3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:26:39","name":"[v2] remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/mbox/"},{"id":1365,"url":"https://patchwork.plctlab.org/api/1.2/patches/1365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/","msgid":"<19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:51:05","name":"support -gz=zstd for both linker and assembler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/mbox/"},{"id":1366,"url":"https://patchwork.plctlab.org/api/1.2/patches/1366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/","msgid":"<8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:04:47","name":"[DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/mbox/"},{"id":1367,"url":"https://patchwork.plctlab.org/api/1.2/patches/1367/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T13:19:38","name":"tree-optimization/102801 - testcase for uninit diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1368,"url":"https://patchwork.plctlab.org/api/1.2/patches/1368/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T13:28:29","name":"libgo patch committed: Add cgo.Incomplete","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/mbox/"},{"id":1369,"url":"https://patchwork.plctlab.org/api/1.2/patches/1369/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/","msgid":"<20220922133900.142238-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-22T13:39:00","name":"c++: Implement __is_{nothrow_,}convertible [PR106784]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/mbox/"},{"id":1370,"url":"https://patchwork.plctlab.org/api/1.2/patches/1370/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/","msgid":"<744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:58:53","name":"opts: fix --help=common with '\''\\t'\'' description","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/mbox/"},{"id":1371,"url":"https://patchwork.plctlab.org/api/1.2/patches/1371/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/","msgid":"<20220922142353.1139862-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:52","name":"[committed,1/2] libstdc++: Rearrange tests for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/mbox/"},{"id":1372,"url":"https://patchwork.plctlab.org/api/1.2/patches/1372/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/","msgid":"<20220922142353.1139862-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:53","name":"[committed,2/2] libstdc++: Implement constexpr std::bitset for C++23 (P2417R2)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/mbox/"},{"id":1373,"url":"https://patchwork.plctlab.org/api/1.2/patches/1373/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/","msgid":"<20220922142515.1140135-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:25:15","name":"[committed] libiberty: Refer to Bugzilla in README","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/mbox/"},{"id":1374,"url":"https://patchwork.plctlab.org/api/1.2/patches/1374/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:02:19","name":"TYPE_{MIN/MAX}_VALUE for floats?","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/mbox/"},{"id":1375,"url":"https://patchwork.plctlab.org/api/1.2/patches/1375/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:56:35","name":"[RFC] __trunc{tf,xf,df,sf,hf}bf2, __truncbfhf2 and __extendbfsf2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/mbox/"},{"id":1376,"url":"https://patchwork.plctlab.org/api/1.2/patches/1376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/","msgid":"<20220922164057.4107373-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-22T16:40:58","name":"testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1377,"url":"https://patchwork.plctlab.org/api/1.2/patches/1377/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/","msgid":"<20220922164752.2566043-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:47:52","name":"Add debug functions for REAL_VALUE_TYPE.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/mbox/"},{"id":1379,"url":"https://patchwork.plctlab.org/api/1.2/patches/1379/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/","msgid":"<20220922164911.2566143-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:10","name":"frange: dump hex values when dumping FP numbers.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/mbox/"},{"id":1378,"url":"https://patchwork.plctlab.org/api/1.2/patches/1378/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/","msgid":"<20220922164911.2566143-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:11","name":"frange: drop endpoints to min/max representable numbers for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/mbox/"},{"id":1380,"url":"https://patchwork.plctlab.org/api/1.2/patches/1380/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/","msgid":"<0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com>","list_archive_url":null,"date":"2022-09-22T17:06:16","name":"[_GLIBCXX_DEBUG,_GLIBCXX_INLINE_VERSION] Add missing printers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/mbox/"},{"id":1381,"url":"https://patchwork.plctlab.org/api/1.2/patches/1381/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/","msgid":"<20220922182502.3218391-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:25:02","name":"c++ modules: ICE with class NTTP argument [PR100616]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/mbox/"},{"id":1382,"url":"https://patchwork.plctlab.org/api/1.2/patches/1382/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:53:24","name":"[01/17] Replace another snippet with a call to, gimple_range_ssa_names.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/mbox/"},{"id":1383,"url":"https://patchwork.plctlab.org/api/1.2/patches/1383/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/","msgid":"<1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:55:20","name":"[02/17] Adjust range_op_handler to store the handler directly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/mbox/"},{"id":1384,"url":"https://patchwork.plctlab.org/api/1.2/patches/1384/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/","msgid":"<6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:56:29","name":"[03/17] Create gimple_range_op_handler in a new source file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/mbox/"},{"id":1385,"url":"https://patchwork.plctlab.org/api/1.2/patches/1385/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:58:04","name":"[04/17] Fix calc_op1 for undefined op2_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/mbox/"},{"id":1386,"url":"https://patchwork.plctlab.org/api/1.2/patches/1386/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/","msgid":"<78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:59:22","name":"[05/17] Add missing float fold_range prototype for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/mbox/"},{"id":1387,"url":"https://patchwork.plctlab.org/api/1.2/patches/1387/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/","msgid":"<35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:00:27","name":"[06/17] Always check the return value of fold_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/mbox/"},{"id":1388,"url":"https://patchwork.plctlab.org/api/1.2/patches/1388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/","msgid":"<4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:01:37","name":"[07/17] Add range-ops support for builtin functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/mbox/"},{"id":1389,"url":"https://patchwork.plctlab.org/api/1.2/patches/1389/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/","msgid":"<37539494-f250-1f45-1dbd-e3f82c296136@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:02:23","name":"[08/17] Convert CFN_BUILT_IN_SIGNBIT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/mbox/"},{"id":1390,"url":"https://patchwork.plctlab.org/api/1.2/patches/1390/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/","msgid":"<99671c98-c81e-1fa3-b851-263492a54669@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:08","name":"[09/17] Convert CFN_BUILT_IN_TOUPPER and TOLOWER to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/mbox/"},{"id":1391,"url":"https://patchwork.plctlab.org/api/1.2/patches/1391/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:13","name":"[10/17] Convert CFN_BUILT_FFS and CFN_POPCOUNT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/mbox/"},{"id":1392,"url":"https://patchwork.plctlab.org/api/1.2/patches/1392/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:19","name":"[11/17] Convert CFN_CLZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/mbox/"},{"id":1393,"url":"https://patchwork.plctlab.org/api/1.2/patches/1393/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/","msgid":"<622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:36","name":"[12/17] Convert CFN_CTZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/mbox/"},{"id":1395,"url":"https://patchwork.plctlab.org/api/1.2/patches/1395/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:14","name":"[13/17] Convert CFN_BUILT_IN_CLRSB to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/mbox/"},{"id":1394,"url":"https://patchwork.plctlab.org/api/1.2/patches/1394/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:50","name":"[14/17] Convert CFN_BUILT_IN_UBSAN_CHECK_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/mbox/"},{"id":1396,"url":"https://patchwork.plctlab.org/api/1.2/patches/1396/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:08:16","name":"[15/17] Convert CFN_BUILT_IN_STRLEN to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/mbox/"},{"id":1397,"url":"https://patchwork.plctlab.org/api/1.2/patches/1397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:07","name":"[16/17] Convert CFN_BUILT_IN_GOACC_DIM_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/mbox/"},{"id":1398,"url":"https://patchwork.plctlab.org/api/1.2/patches/1398/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:45","name":"[17/17] Convert CFN_BUILT_IN_PARITY to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/mbox/"},{"id":1399,"url":"https://patchwork.plctlab.org/api/1.2/patches/1399/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-23T06:30:38","name":"attribs: Improve diagnostics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/mbox/"},{"id":1400,"url":"https://patchwork.plctlab.org/api/1.2/patches/1400/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/","msgid":"<20220923064254.326775-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-23T06:42:54","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/mbox/"},{"id":1401,"url":"https://patchwork.plctlab.org/api/1.2/patches/1401/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923084330.4131742-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T08:43:31","name":"[testsuite,arm] Fix cmse-15.c expected output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1402,"url":"https://patchwork.plctlab.org/api/1.2/patches/1402/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:17:23","name":"[2/2] AArch64 Add support for neg on v1df","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/mbox/"},{"id":1403,"url":"https://patchwork.plctlab.org/api/1.2/patches/1403/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:18:14","name":"middle-end Recognize more conditional comparisons idioms.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/mbox/"},{"id":1404,"url":"https://patchwork.plctlab.org/api/1.2/patches/1404/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:21:20","name":"middle-end fix floating out of constants in conditionals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/mbox/"},{"id":1405,"url":"https://patchwork.plctlab.org/api/1.2/patches/1405/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:23:03","name":"[testsuite] : make check-functions-body dump expected and seen cases on failure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/mbox/"},{"id":1406,"url":"https://patchwork.plctlab.org/api/1.2/patches/1406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:24:56","name":"[1/2] middle-end: RFC: On expansion of conditional branches, give hint if argument is a truth type to backend","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/mbox/"},{"id":1407,"url":"https://patchwork.plctlab.org/api/1.2/patches/1407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:25:26","name":"[2/2] AArch64 Extend tbz pattern to allow SI to SI extensions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/mbox/"},{"id":1408,"url":"https://patchwork.plctlab.org/api/1.2/patches/1408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:08","name":"[1/4] middle-end Support not decomposing specific divisions during vectorization.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/mbox/"},{"id":1411,"url":"https://patchwork.plctlab.org/api/1.2/patches/1411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:27","name":"[2/4] AArch64 Add implementation for pow2 bitmask division.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/mbox/"},{"id":1409,"url":"https://patchwork.plctlab.org/api/1.2/patches/1409/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:46","name":"[3/4] AArch64 Add SVE2 implementation for pow2 bitmask division","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/mbox/"},{"id":1410,"url":"https://patchwork.plctlab.org/api/1.2/patches/1410/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:34:09","name":"[4/4] AArch64 sve2: rewrite pack + NARROWB + NARROWB to NARROWB + NARROWT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/mbox/"},{"id":1412,"url":"https://patchwork.plctlab.org/api/1.2/patches/1412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T10:39:43","name":"[committed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/mbox/"},{"id":1413,"url":"https://patchwork.plctlab.org/api/1.2/patches/1413/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:42:12","name":"[1/2] middle-end Fold BIT_FIELD_REF and Shifts into BIT_FIELD_REFs alone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/mbox/"},{"id":1414,"url":"https://patchwork.plctlab.org/api/1.2/patches/1414/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:43:18","name":"[2/2] AArch64 Perform more late folding of reg moves and shifts which arrive after expand","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/mbox/"},{"id":1415,"url":"https://patchwork.plctlab.org/api/1.2/patches/1415/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/","msgid":"<20220923115838.1327654-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:58:38","name":"[committed] libstdc++: Optimize std::bitset::to_string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/mbox/"},{"id":1416,"url":"https://patchwork.plctlab.org/api/1.2/patches/1416/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/","msgid":"<20220923115950.1327715-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:59:50","name":"[committed] libstdc++: Enable constexpr std::bitset for debug mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/mbox/"},{"id":1417,"url":"https://patchwork.plctlab.org/api/1.2/patches/1417/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923120331.4136741-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T12:03:32","name":"testsuite: Verify that module-mapper is avialable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1418,"url":"https://patchwork.plctlab.org/api/1.2/patches/1418/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/","msgid":"<20220923123258.176D213A00@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-23T12:32:57","name":"tree-optimization/106922 - extend same-val clobber FRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/mbox/"},{"id":1419,"url":"https://patchwork.plctlab.org/api/1.2/patches/1419/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/","msgid":"<20220923125830.2715538-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-23T12:58:30","name":"[COMMITTED] frange: Make the setter taking trees a wrapper.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/mbox/"},{"id":1420,"url":"https://patchwork.plctlab.org/api/1.2/patches/1420/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/","msgid":"<20220923135914.24219-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-23T13:59:14","name":"[v2] libgo: Portable access to thread ID in struct sigevent","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/mbox/"},{"id":1421,"url":"https://patchwork.plctlab.org/api/1.2/patches/1421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/","msgid":"<20220923141522.1393426-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T14:15:22","name":"[committed] libstdc++: Micro-optimizaion for std::bitset stream extraction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/mbox/"},{"id":1422,"url":"https://patchwork.plctlab.org/api/1.2/patches/1422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T15:24:23","name":"OpenACC: Fix reduction tree-sharing issue [PR106982]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/mbox/"},{"id":1423,"url":"https://patchwork.plctlab.org/api/1.2/patches/1423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/","msgid":"<878rmaqetf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-09-23T15:40:44","name":"[og12] Come up with {,UN}LIKELY macros (was: [Patch][2/3][v2] nvptx: libgomp+mkoffload.cc: Prepare for reverse offload fn lookup)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1424,"url":"https://patchwork.plctlab.org/api/1.2/patches/1424/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/","msgid":"<20220923154924.GA66899@adacore.com>","list_archive_url":null,"date":"2022-09-23T15:49:24","name":"Fix thinko in powerpc default specs for -mabi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/mbox/"},{"id":1425,"url":"https://patchwork.plctlab.org/api/1.2/patches/1425/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/","msgid":"<20220923184026.379494-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-23T18:40:26","name":"c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/mbox/"},{"id":1426,"url":"https://patchwork.plctlab.org/api/1.2/patches/1426/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923184344.4147951-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T18:43:44","name":"Fix typo in chapter level for RISC-V attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1427,"url":"https://patchwork.plctlab.org/api/1.2/patches/1427/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T18:53:16","name":"Fix profile count comparison.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1428,"url":"https://patchwork.plctlab.org/api/1.2/patches/1428/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-23T21:24:07","name":"[committed] testsuite: Add more C2x tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/mbox/"},{"id":1429,"url":"https://patchwork.plctlab.org/api/1.2/patches/1429/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/","msgid":"<20220924000747.1717312-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:47","name":"[committed] libstdc++: Fix std::is_nothrow_invocable_r for uncopyable prvalues [PR91456]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/mbox/"},{"id":1430,"url":"https://patchwork.plctlab.org/api/1.2/patches/1430/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/","msgid":"<20220924000753.1717363-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:53","name":"[committed] libstdc++: Add test for type traits not having friend access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/mbox/"},{"id":1431,"url":"https://patchwork.plctlab.org/api/1.2/patches/1431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/","msgid":"<20220924011611.433106-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-24T01:16:11","name":"c++: P2513R4, char8_t Compatibility and Portability Fix [PR106656]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/mbox/"},{"id":1432,"url":"https://patchwork.plctlab.org/api/1.2/patches/1432/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/","msgid":"<20220924124722.1946365-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-24T12:47:22","name":"LoongArch: Use UNSPEC for fmin/fmax RTL pattern [PR105414]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/mbox/"},{"id":1433,"url":"https://patchwork.plctlab.org/api/1.2/patches/1433/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/","msgid":"<20220924141912.1892292-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T14:19:12","name":"[committed] libstdc++: Simplify detection idiom using concepts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/mbox/"},{"id":1434,"url":"https://patchwork.plctlab.org/api/1.2/patches/1434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/","msgid":"<20220925112537.2209847-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-25T11:25:37","name":"LoongArch: Add prefetch instruction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/mbox/"},{"id":1435,"url":"https://patchwork.plctlab.org/api/1.2/patches/1435/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-25T16:28:55","name":"[RFA] Minor improvement to coremark, avoid unconditional jump to return","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/mbox/"},{"id":1436,"url":"https://patchwork.plctlab.org/api/1.2/patches/1436/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/","msgid":"","list_archive_url":null,"date":"2022-09-25T21:04:36","name":"Proxy ping [PATCH] Fortran: Fix ICE and wrong code for assumed-rank arrays [PR100029, PR100040]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/mbox/"},{"id":1437,"url":"https://patchwork.plctlab.org/api/1.2/patches/1437/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/","msgid":"<20220926020010.779566-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:00:10","name":"LoongArch: Libvtv add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/mbox/"},{"id":1438,"url":"https://patchwork.plctlab.org/api/1.2/patches/1438/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/","msgid":"<20220926020504.791159-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:05:04","name":"LoongArch: Libitm add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/mbox/"},{"id":1439,"url":"https://patchwork.plctlab.org/api/1.2/patches/1439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/","msgid":"<20220926031434.47605-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-26T03:14:34","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/mbox/"},{"id":1440,"url":"https://patchwork.plctlab.org/api/1.2/patches/1440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/","msgid":"<1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com>","list_archive_url":null,"date":"2022-09-26T03:35:28","name":"[v7,rs6000] Implemented f[min/max]_optab by xs[min/max]dp [PR103605]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/mbox/"},{"id":1441,"url":"https://patchwork.plctlab.org/api/1.2/patches/1441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/","msgid":"<20220926051937.729321-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2022-09-26T05:19:37","name":"testsuite: Fix up avx256-unaligned-store-3.c test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/mbox/"},{"id":1442,"url":"https://patchwork.plctlab.org/api/1.2/patches/1442/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/","msgid":"<20220926065604.783193-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-09-26T06:56:04","name":"Optimize nested permutation to single VEC_PERM_EXPR [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/mbox/"},{"id":1443,"url":"https://patchwork.plctlab.org/api/1.2/patches/1443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/","msgid":"<20220926065805.15717-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-26T06:58:05","name":"LoongArch: Pass cache information to optimizer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/mbox/"},{"id":1444,"url":"https://patchwork.plctlab.org/api/1.2/patches/1444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/","msgid":"<1836c77d-56f0-fd92-6453-9978b246c969@suse.cz>","list_archive_url":null,"date":"2022-09-26T07:46:25","name":"[pushed] ranger: remove unused function","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/mbox/"},{"id":1463,"url":"https://patchwork.plctlab.org/api/1.2/patches/1463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T08:30:44","name":"reassoc: Handle OFFSET_TYPE like POINTER_TYPE in optimize_range_tests_cmp_bitwise [PR107029[","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/mbox/"},{"id":1445,"url":"https://patchwork.plctlab.org/api/1.2/patches/1445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/","msgid":"<20220926091315.272096-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:15","name":"[COMMITED] ada: Tune comment of routine for detecting junk names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/mbox/"},{"id":1447,"url":"https://patchwork.plctlab.org/api/1.2/patches/1447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/","msgid":"<20220926091326.272406-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:26","name":"[COMMITED] ada: Deconstruct build support for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/mbox/"},{"id":1446,"url":"https://patchwork.plctlab.org/api/1.2/patches/1446/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/","msgid":"<20220926091333.272502-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:33","name":"[COMMITED] ada: Remove definition of MAXPATHLEN for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/mbox/"},{"id":1449,"url":"https://patchwork.plctlab.org/api/1.2/patches/1449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/","msgid":"<20220926091341.272596-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:41","name":"[COMMITED] ada: Remove socket definitions for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/mbox/"},{"id":1448,"url":"https://patchwork.plctlab.org/api/1.2/patches/1448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/","msgid":"<20220926091437.272873-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:37","name":"[COMMITED] ada: Improve accessibility check generation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/mbox/"},{"id":1451,"url":"https://patchwork.plctlab.org/api/1.2/patches/1451/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/","msgid":"<20220926091453.273010-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:53","name":"[COMMITED] ada: Only reject volatile ghost objects when SPARK_Mode is On","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/mbox/"},{"id":1450,"url":"https://patchwork.plctlab.org/api/1.2/patches/1450/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/","msgid":"<20220926091458.273107-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:58","name":"[COMMITED] ada: Delay expansion of iterated component association","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/mbox/"},{"id":1454,"url":"https://patchwork.plctlab.org/api/1.2/patches/1454/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/","msgid":"<20220926091505.273202-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:05","name":"[COMMITED] ada: Delay expansion of iterator specification in preanalysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/mbox/"},{"id":1456,"url":"https://patchwork.plctlab.org/api/1.2/patches/1456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/","msgid":"<20220926091511.273296-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:11","name":"[COMMITED] ada: Make Original_Aspect_Pragma_Name more precise","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/mbox/"},{"id":1453,"url":"https://patchwork.plctlab.org/api/1.2/patches/1453/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/","msgid":"<20220926091516.273390-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:16","name":"[COMMITED] ada: Document support for the mold linker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/mbox/"},{"id":1455,"url":"https://patchwork.plctlab.org/api/1.2/patches/1455/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/","msgid":"<20220926091522.273508-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:22","name":"[COMMITED] ada: Improve CUDA host-side and device-side binder support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/mbox/"},{"id":1452,"url":"https://patchwork.plctlab.org/api/1.2/patches/1452/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/","msgid":"<20220926091526.273603-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:26","name":"[COMMITED] ada: Document Long_Long_Long_Size parameter for -gnateT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/mbox/"},{"id":1458,"url":"https://patchwork.plctlab.org/api/1.2/patches/1458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/","msgid":"<20220926091531.273721-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:31","name":"[COMMITED] ada: Remove unreferenced C macro from OS constants template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/mbox/"},{"id":1457,"url":"https://patchwork.plctlab.org/api/1.2/patches/1457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/","msgid":"<20220926091537.273815-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:37","name":"[COMMITED] ada: Remove unreferenced Rtsfind entries","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/mbox/"},{"id":1460,"url":"https://patchwork.plctlab.org/api/1.2/patches/1460/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/","msgid":"<20220926091542.273909-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:42","name":"[COMMITED] ada: Fix location of pragmas coming from aspects in top-level instances","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/mbox/"},{"id":1459,"url":"https://patchwork.plctlab.org/api/1.2/patches/1459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/","msgid":"<20220926091626.274146-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:16:26","name":"[COMMITED] ada: Doc: rename Valid_Image to Valid_Value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/mbox/"},{"id":1461,"url":"https://patchwork.plctlab.org/api/1.2/patches/1461/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/","msgid":"<20220926091739.274489-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:17:39","name":"[COMMITED] ada: Remove GNATmetric'\''s documentation from GNAT'\''s documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/mbox/"},{"id":1462,"url":"https://patchwork.plctlab.org/api/1.2/patches/1462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/","msgid":"<72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz>","list_archive_url":null,"date":"2022-09-26T10:07:56","name":"[pushed] s390: fix wrong refactoring","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/mbox/"},{"id":1464,"url":"https://patchwork.plctlab.org/api/1.2/patches/1464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/","msgid":"<20220926121759.3179767-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:18:00","name":"[PR107009] Set ranges from unreachable edges for all known ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/mbox/"},{"id":1465,"url":"https://patchwork.plctlab.org/api/1.2/patches/1465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/","msgid":"<20220926125953.2149422-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:59:53","name":"[committed] libstdc++: Add #if around non-C++03 code in std::bitset [PR107037]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/mbox/"},{"id":1466,"url":"https://patchwork.plctlab.org/api/1.2/patches/1466/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/","msgid":"<20220926143620.24037-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-26T14:36:20","name":"c++ modules: variable template partial spec fixes [PR107033]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/mbox/"},{"id":1467,"url":"https://patchwork.plctlab.org/api/1.2/patches/1467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/","msgid":"<1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:16:44","name":"Update my email address and DCO entry in MAINTAINERS file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/mbox/"},{"id":1468,"url":"https://patchwork.plctlab.org/api/1.2/patches/1468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/","msgid":"<645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:20:53","name":"Update for gcc steering committee page","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/mbox/"},{"id":1469,"url":"https://patchwork.plctlab.org/api/1.2/patches/1469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/","msgid":"<20220926152258.20921-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-26T15:22:58","name":"c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/mbox/"},{"id":1470,"url":"https://patchwork.plctlab.org/api/1.2/patches/1470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:25:36","name":"[v2] c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/mbox/"},{"id":1471,"url":"https://patchwork.plctlab.org/api/1.2/patches/1471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:36:23","name":"openmp: Add OpenMP assume, assumes and begin/end assumes support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/mbox/"},{"id":1472,"url":"https://patchwork.plctlab.org/api/1.2/patches/1472/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/","msgid":"<20220926172441.3219466-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T17:24:41","name":"[COMMITTED] Optimize [0 = x & MASK] in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/mbox/"},{"id":1473,"url":"https://patchwork.plctlab.org/api/1.2/patches/1473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/","msgid":"<073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz>","list_archive_url":null,"date":"2022-09-26T19:05:20","name":"[pushed] docs: add missing dash in option name","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/mbox/"},{"id":1474,"url":"https://patchwork.plctlab.org/api/1.2/patches/1474/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T19:54:13","name":"[v2] c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/mbox/"},{"id":1475,"url":"https://patchwork.plctlab.org/api/1.2/patches/1475/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/","msgid":"<20220926222725.GA19652@ldh-imac.local>","list_archive_url":null,"date":"2022-09-26T22:27:25","name":"Ping^3: [PATCH] libcpp: Handle extended characters in user-defined literal suffix [PR103902]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/mbox/"},{"id":1477,"url":"https://patchwork.plctlab.org/api/1.2/patches/1477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/","msgid":"<20220926224904.2235882-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:04","name":"[committed] libstdc++: Use new built-ins for std::is_convertible traits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/mbox/"},{"id":1476,"url":"https://patchwork.plctlab.org/api/1.2/patches/1476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/","msgid":"<20220926224909.2235959-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:09","name":"[committed] libstdc++: Update std::pointer_traits to match new LWG 3545 wording","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/mbox/"},{"id":1478,"url":"https://patchwork.plctlab.org/api/1.2/patches/1478/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/","msgid":"<20220927002334.651057-2-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:33","name":"[v5,1/2] asan: specify alignment for LASANPC labels","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/mbox/"},{"id":1479,"url":"https://patchwork.plctlab.org/api/1.2/patches/1479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/","msgid":"<20220927002334.651057-3-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:34","name":"[v5,2/2] IBM zSystems: Define CODE_LABEL_BOUNDARY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/mbox/"},{"id":1480,"url":"https://patchwork.plctlab.org/api/1.2/patches/1480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/","msgid":"<4086807d-97d1-ec58-1617-24dda537010a@gmail.com>","list_archive_url":null,"date":"2022-09-27T01:12:23","name":"libgompd: Add thread handles","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/mbox/"},{"id":1481,"url":"https://patchwork.plctlab.org/api/1.2/patches/1481/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/","msgid":"<20220927031639.186950-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T03:16:39","name":"Libvtv-test: Fix the problem that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/mbox/"},{"id":1482,"url":"https://patchwork.plctlab.org/api/1.2/patches/1482/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/","msgid":"<20220927060228.573975-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T06:02:28","name":"[v2] Libvtv-test: Fix bug that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/mbox/"},{"id":1483,"url":"https://patchwork.plctlab.org/api/1.2/patches/1483/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/","msgid":"<86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com>","list_archive_url":null,"date":"2022-09-27T06:19:16","name":"[committed] Fix ICE'\''s due to jump-to-return optimization changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/mbox/"},{"id":1488,"url":"https://patchwork.plctlab.org/api/1.2/patches/1488/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/","msgid":"<20220927074928.804896-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T07:49:29","name":"[v2] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/mbox/"},{"id":1484,"url":"https://patchwork.plctlab.org/api/1.2/patches/1484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/","msgid":"<20220927084453.3409529-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:44:53","name":"[COMMITTED] Add an irange setter for wide_ints.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/mbox/"},{"id":1485,"url":"https://patchwork.plctlab.org/api/1.2/patches/1485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T08:45:25","name":"[RFC] libstdc++: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/mbox/"},{"id":1486,"url":"https://patchwork.plctlab.org/api/1.2/patches/1486/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/","msgid":"<20220927084606.3409637-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:46:06","name":"[COMMITTED] irange: keep better track of powers of 2.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/mbox/"},{"id":1487,"url":"https://patchwork.plctlab.org/api/1.2/patches/1487/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/","msgid":"<20220927092608.228176-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-27T09:26:08","name":"RISC-V: Add ABI-defined RVV types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1489,"url":"https://patchwork.plctlab.org/api/1.2/patches/1489/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/","msgid":"<20220927103510.2321453-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T10:35:10","name":"c++: Make __is_{, nothrow_}convertible SFINAE on access [PR107049]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/mbox/"},{"id":1490,"url":"https://patchwork.plctlab.org/api/1.2/patches/1490/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T10:36:16","name":"[committed] fixincludes: FIx up for Debian/Ubuntu includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/mbox/"},{"id":1491,"url":"https://patchwork.plctlab.org/api/1.2/patches/1491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/","msgid":"<20220927110013.2378598-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T11:00:13","name":"[committed] libstdc++: Adjust deduction guides for static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/mbox/"},{"id":1492,"url":"https://patchwork.plctlab.org/api/1.2/patches/1492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/","msgid":"<20220927144019.194796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-27T14:40:20","name":"testsuite: Skip intrinsics test if arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1493,"url":"https://patchwork.plctlab.org/api/1.2/patches/1493/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/","msgid":"<20220927150131.3487543-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T15:01:31","name":"[COMMITTED] range-ops: Calculate the popcount of a singleton.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/mbox/"},{"id":1494,"url":"https://patchwork.plctlab.org/api/1.2/patches/1494/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/","msgid":"<20220927151214.1082396-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-27T15:12:14","name":"Don'\''t ICE running selftests if errors were raised [PR99723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/mbox/"},{"id":1495,"url":"https://patchwork.plctlab.org/api/1.2/patches/1495/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T16:28:59","name":"libgo patch committed: Synchronize empty struct field handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/mbox/"},{"id":1496,"url":"https://patchwork.plctlab.org/api/1.2/patches/1496/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:05:29","name":"Fortran: error recovery while simplifying intrinsic UNPACK [PR107054]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/mbox/"},{"id":1497,"url":"https://patchwork.plctlab.org/api/1.2/patches/1497/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/","msgid":"<20220927195030.2024439-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:29","name":"[1/2] c++: introduce TRAIT_TYPE alongside TRAIT_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/mbox/"},{"id":1498,"url":"https://patchwork.plctlab.org/api/1.2/patches/1498/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/","msgid":"<20220927195030.2024439-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:30","name":"[2/2] c++: implement __remove_cv, __remove_reference and __remove_cvref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/mbox/"},{"id":1499,"url":"https://patchwork.plctlab.org/api/1.2/patches/1499/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:53:56","name":"[RFA] Avoid unnecessary load-immediate in coremark","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/mbox/"},{"id":1500,"url":"https://patchwork.plctlab.org/api/1.2/patches/1500/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T20:26:10","name":"[v3] c++: Implement C++23 P2266R1, Simpler implicit move [PR101165]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/mbox/"},{"id":1501,"url":"https://patchwork.plctlab.org/api/1.2/patches/1501/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/","msgid":"<20220927233454.144656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-09-27T23:34:54","name":"i386: Mark XMM4-XMM6 as clobbered by encodekey128/encodekey256","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/mbox/"},{"id":1502,"url":"https://patchwork.plctlab.org/api/1.2/patches/1502/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T00:39:18","name":"[PUSHED] Fix AutoFDO tests to not look for hot/cold splitting.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1503,"url":"https://patchwork.plctlab.org/api/1.2/patches/1503/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/","msgid":"<9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com>","list_archive_url":null,"date":"2022-09-28T05:30:46","name":"rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/mbox/"},{"id":1504,"url":"https://patchwork.plctlab.org/api/1.2/patches/1504/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T06:35:29","name":"Add OPTIONS_H_EXTRA to GTFILES","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/mbox/"},{"id":1505,"url":"https://patchwork.plctlab.org/api/1.2/patches/1505/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T07:39:44","name":"[wwwdocs] gcc-13/changes.html: Add nvptx'\''s --with-arch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/mbox/"},{"id":1506,"url":"https://patchwork.plctlab.org/api/1.2/patches/1506/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/","msgid":"<98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T08:31:20","name":"[committed] libgomp.texi: Status '\''P'\'' for '\''assume'\'', remove duplicated line","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/mbox/"},{"id":1507,"url":"https://patchwork.plctlab.org/api/1.2/patches/1507/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/","msgid":"<20220928121926.13280-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-28T12:19:26","name":"arm: Define __ARM_FEATURE_AES and __ARM_FEATURE_SHA2 when march +crypto is selected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/mbox/"},{"id":1508,"url":"https://patchwork.plctlab.org/api/1.2/patches/1508/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/","msgid":"<20220928132024.64984-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T13:20:24","name":"OpenACC: whole struct vs. component mappings (PR107028)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/mbox/"},{"id":1509,"url":"https://patchwork.plctlab.org/api/1.2/patches/1509/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/","msgid":"<87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T15:05:38","name":"vect: while_ult for integer mask","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/mbox/"},{"id":1510,"url":"https://patchwork.plctlab.org/api/1.2/patches/1510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-28T18:19:43","name":"fixincludes: Fix up powerpc floatn.h tweaks [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/mbox/"},{"id":1511,"url":"https://patchwork.plctlab.org/api/1.2/patches/1511/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:42:01","name":"Fix gdb printers for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/mbox/"},{"id":1512,"url":"https://patchwork.plctlab.org/api/1.2/patches/1512/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:44:29","name":"c++: Add DECL_NTTP_OBJECT_P lang flag","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/mbox/"},{"id":1513,"url":"https://patchwork.plctlab.org/api/1.2/patches/1513/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/","msgid":"<20220928211501.2647123-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-09-28T21:15:01","name":"[v2] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":1514,"url":"https://patchwork.plctlab.org/api/1.2/patches/1514/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/","msgid":"<20220928212634.1275032-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-28T21:26:34","name":"c++: Remove maybe-rvalue OR in implicit move","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/mbox/"},{"id":1515,"url":"https://patchwork.plctlab.org/api/1.2/patches/1515/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/","msgid":"<20220928233554.2670010-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:35:54","name":"[committed] libstdc++: Make INVOKE refuse to create dangling references [PR70692]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/mbox/"},{"id":1516,"url":"https://patchwork.plctlab.org/api/1.2/patches/1516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/","msgid":"<20220928233634.2670028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:36:34","name":"[committed] libstdc++: Disable volatile-qualified std::bind for C++20","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/mbox/"},{"id":1517,"url":"https://patchwork.plctlab.org/api/1.2/patches/1517/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/","msgid":"<20220929050051.30330-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-29T05:00:51","name":"Check nonlinear iv in vect_can_advance_ivs_p.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/mbox/"},{"id":1518,"url":"https://patchwork.plctlab.org/api/1.2/patches/1518/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T07:06:48","name":"driver, cppdefault: Unbreak bootstrap on Debian/Ubuntu [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/mbox/"},{"id":1519,"url":"https://patchwork.plctlab.org/api/1.2/patches/1519/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/","msgid":"<20220929091021.359477-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:21","name":"[COMMITED] ada: Fix checking of Refined_State with nested package renamings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/mbox/"},{"id":1520,"url":"https://patchwork.plctlab.org/api/1.2/patches/1520/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/","msgid":"<20220929091050.359634-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:50","name":"[COMMITED] ada: Improve efficiency of slice-of-component assignment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/mbox/"},{"id":1521,"url":"https://patchwork.plctlab.org/api/1.2/patches/1521/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/","msgid":"<20220929091106.359762-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:06","name":"[COMMITED] ada: Further tweak new expansion of contracts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/mbox/"},{"id":1522,"url":"https://patchwork.plctlab.org/api/1.2/patches/1522/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/","msgid":"<20220929091119.359856-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:19","name":"[COMMITED] ada: Remove duplicated doc comment section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/mbox/"},{"id":1523,"url":"https://patchwork.plctlab.org/api/1.2/patches/1523/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:01:43","name":"i386, rs6000, ia64, s390: Fix C++ ICEs with _Float64x or _Float128 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/mbox/"},{"id":1524,"url":"https://patchwork.plctlab.org/api/1.2/patches/1524/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:28:05","name":"[v2,DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/mbox/"},{"id":1525,"url":"https://patchwork.plctlab.org/api/1.2/patches/1525/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:35","name":"[01/17] aarch64: Rename AARCH64_ISA architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/mbox/"},{"id":1526,"url":"https://patchwork.plctlab.org/api/1.2/patches/1526/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:46","name":"[02/17] aarch64: Rename AARCH64_FL architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/mbox/"},{"id":1528,"url":"https://patchwork.plctlab.org/api/1.2/patches/1528/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:02","name":"[03/17] aarch64: Rename AARCH64_FL_FOR_ARCH macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/mbox/"},{"id":1527,"url":"https://patchwork.plctlab.org/api/1.2/patches/1527/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:15","name":"[04/17] aarch64: Add \"V\" to aarch64-arches.def names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/mbox/"},{"id":1529,"url":"https://patchwork.plctlab.org/api/1.2/patches/1529/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:28","name":"[05/17] aarch64: Small config.gcc cleanups","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/mbox/"},{"id":1531,"url":"https://patchwork.plctlab.org/api/1.2/patches/1531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:41","name":"[06/17] aarch64: Avoid redundancy in aarch64-cores.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/mbox/"},{"id":1530,"url":"https://patchwork.plctlab.org/api/1.2/patches/1530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:53","name":"[07/17] aarch64: Remove AARCH64_FL_RCPC8_4 [PR107025]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/mbox/"},{"id":1534,"url":"https://patchwork.plctlab.org/api/1.2/patches/1534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:06","name":"[08/17] aarch64: Fix transitive closure of features","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/mbox/"},{"id":1532,"url":"https://patchwork.plctlab.org/api/1.2/patches/1532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:18","name":"[09/17] aarch64: Reorder an entry in aarch64-option-extensions.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/mbox/"},{"id":1536,"url":"https://patchwork.plctlab.org/api/1.2/patches/1536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:33","name":"[10/17] aarch64: Simplify feature definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/mbox/"},{"id":1539,"url":"https://patchwork.plctlab.org/api/1.2/patches/1539/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:45","name":"[11/17] aarch64: Simplify generation of .arch strings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/mbox/"},{"id":1533,"url":"https://patchwork.plctlab.org/api/1.2/patches/1533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:57","name":"[12/17] aarch64: Avoid std::string in static data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/mbox/"},{"id":1540,"url":"https://patchwork.plctlab.org/api/1.2/patches/1540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:09","name":"[13/17] aarch64: Tweak constness of option-related data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/mbox/"},{"id":1537,"url":"https://patchwork.plctlab.org/api/1.2/patches/1537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:29","name":"[14/17] aarch64: Make more use of aarch64_feature_flags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/mbox/"},{"id":1535,"url":"https://patchwork.plctlab.org/api/1.2/patches/1535/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:41","name":"[15/17] aarch64: Tweak contents of flags_on/off fields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/mbox/"},{"id":1538,"url":"https://patchwork.plctlab.org/api/1.2/patches/1538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:53","name":"[16/17] aarch64: Tweak handling of -mgeneral-regs-only","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/mbox/"},{"id":1541,"url":"https://patchwork.plctlab.org/api/1.2/patches/1541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:43:06","name":"[17/17] aarch64: Remove redundant TARGET_* checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/mbox/"},{"id":1542,"url":"https://patchwork.plctlab.org/api/1.2/patches/1542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:44:09","name":"[pushed] data-ref: Fix ranges_maybe_overlap_p test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/mbox/"},{"id":1543,"url":"https://patchwork.plctlab.org/api/1.2/patches/1543/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/","msgid":"<20220929110723.277330-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-29T11:07:23","name":"[Unfinished] Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1544,"url":"https://patchwork.plctlab.org/api/1.2/patches/1544/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/","msgid":"<31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org>","list_archive_url":null,"date":"2022-09-29T11:43:38","name":"c++: import/export NTTP objects","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/mbox/"},{"id":1545,"url":"https://patchwork.plctlab.org/api/1.2/patches/1545/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/","msgid":"<20220929115423.2725537-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-29T11:54:23","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/mbox/"},{"id":1546,"url":"https://patchwork.plctlab.org/api/1.2/patches/1546/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/","msgid":"<20220929144912.21826-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-29T14:49:12","name":"libgo: use _off_t for mmap offset argument","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/mbox/"},{"id":1548,"url":"https://patchwork.plctlab.org/api/1.2/patches/1548/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/","msgid":"<20220929145727.269135-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-29T14:57:27","name":"testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/mbox/"},{"id":1547,"url":"https://patchwork.plctlab.org/api/1.2/patches/1547/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/","msgid":"<20220929145740.4846-1-shorne@gmail.com>","list_archive_url":null,"date":"2022-09-29T14:57:40","name":"or1k: Only define TARGET_HAVE_TLS when HAVE_AS_TLS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/mbox/"},{"id":1549,"url":"https://patchwork.plctlab.org/api/1.2/patches/1549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/","msgid":"<20220929150504.829703-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-29T15:05:04","name":"[RFC] c++: streamline process for adding new builtin trait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/mbox/"},{"id":1550,"url":"https://patchwork.plctlab.org/api/1.2/patches/1550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:45:38","name":"[12/15,V2] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/mbox/"},{"id":1551,"url":"https://patchwork.plctlab.org/api/1.2/patches/1551/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:55:50","name":"[RFC] c++, i386, arm, aarch64, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/mbox/"},{"id":1552,"url":"https://patchwork.plctlab.org/api/1.2/patches/1552/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T16:29:42","name":"[committed] amdgcn: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/mbox/"},{"id":1553,"url":"https://patchwork.plctlab.org/api/1.2/patches/1553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929173809.2234264-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T17:38:10","name":"testsuite: /dev/null is not accessible on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1554,"url":"https://patchwork.plctlab.org/api/1.2/patches/1554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/","msgid":"<20220929174956.1915381-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:49:56","name":"[pushed] c++: reduce temporaries in ?:","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/mbox/"},{"id":1555,"url":"https://patchwork.plctlab.org/api/1.2/patches/1555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/","msgid":"<20220929175047.1915926-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:50:47","name":"[pushed] c++: fix class-valued ?: extension","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/mbox/"},{"id":1556,"url":"https://patchwork.plctlab.org/api/1.2/patches/1556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/","msgid":"<20220929175120.1916164-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:51:20","name":"[pushed] c++: check DECL_INITIAL for constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/mbox/"},{"id":1557,"url":"https://patchwork.plctlab.org/api/1.2/patches/1557/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929180710.2235253-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T18:07:11","name":"testsuite: Windows reports errors with CreateProcess","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1558,"url":"https://patchwork.plctlab.org/api/1.2/patches/1558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/","msgid":"<20220929191120.1938729-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T19:11:20","name":"[pushed] c++: fix triviality of class with unsatisfied op=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/mbox/"},{"id":1559,"url":"https://patchwork.plctlab.org/api/1.2/patches/1559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/","msgid":"<81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-09-29T22:10:28","name":"diagnostics: Fix virtual location for -Wuninitialized [PR69543]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/mbox/"},{"id":1560,"url":"https://patchwork.plctlab.org/api/1.2/patches/1560/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:34:52","name":"PR tree-optimization/102892 - Remove undefined behaviour from testcase.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/mbox/"},{"id":1561,"url":"https://patchwork.plctlab.org/api/1.2/patches/1561/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/","msgid":"<16763009-abeb-5785-80fc-40cd755fef0c@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:35:09","name":"Audit op1_range and op2_range for undefined LHS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/mbox/"},{"id":1562,"url":"https://patchwork.plctlab.org/api/1.2/patches/1562/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:35:32","name":"Move class value_relation the header file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/mbox/"},{"id":1563,"url":"https://patchwork.plctlab.org/api/1.2/patches/1563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:01","name":"Track value_relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/mbox/"},{"id":1564,"url":"https://patchwork.plctlab.org/api/1.2/patches/1564/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:53","name":"Refine ranges using relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/mbox/"},{"id":1565,"url":"https://patchwork.plctlab.org/api/1.2/patches/1565/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/","msgid":"<9b234c9a-5020-c97c-c379-877c4c018293@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:38:10","name":"Process unsigned overflow relations for plus and minus in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/mbox/"},{"id":1566,"url":"https://patchwork.plctlab.org/api/1.2/patches/1566/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/","msgid":"<20220929224945.90798-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:49:45","name":"c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/mbox/"},{"id":1567,"url":"https://patchwork.plctlab.org/api/1.2/patches/1567/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-29T23:00:30","name":"[committed] c: C2x noreturn attribute","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/mbox/"},{"id":1568,"url":"https://patchwork.plctlab.org/api/1.2/patches/1568/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/","msgid":"<20220930012822.1994426-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T01:28:22","name":"[pushed] c++: reduce redundant TARGET_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/mbox/"},{"id":1569,"url":"https://patchwork.plctlab.org/api/1.2/patches/1569/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/","msgid":"<20220930020523.21483-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-09-30T02:05:23","name":"RISC-V: Support --target-help for -mcpu/-mtune","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/mbox/"},{"id":1570,"url":"https://patchwork.plctlab.org/api/1.2/patches/1570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T06:28:01","name":"Emit discriminators for inlined call sites.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1571,"url":"https://patchwork.plctlab.org/api/1.2/patches/1571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/","msgid":"<20220930065816.170458-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T06:58:16","name":"RISC-V: Introduce RVV header to enable builtin types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1572,"url":"https://patchwork.plctlab.org/api/1.2/patches/1572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T07:20:30","name":"fixincludes: Deal also with the _Float128x cases [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/mbox/"},{"id":1574,"url":"https://patchwork.plctlab.org/api/1.2/patches/1574/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/","msgid":"<20220930080033.70151-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T08:00:33","name":"Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1575,"url":"https://patchwork.plctlab.org/api/1.2/patches/1575/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/","msgid":"<1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T08:00:49","name":"install.texi: gcn - update llvm reqirements, gcn/nvptx - newlib use version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/mbox/"},{"id":1576,"url":"https://patchwork.plctlab.org/api/1.2/patches/1576/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930081806.2252641-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T08:18:06","name":"testsuite: Colon is reserved on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1587,"url":"https://patchwork.plctlab.org/api/1.2/patches/1587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/","msgid":"<6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T10:41:19","name":"Fortran: Update use_device_ptr for OpenMP 5.1 [PR105318]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/mbox/"},{"id":1588,"url":"https://patchwork.plctlab.org/api/1.2/patches/1588/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/","msgid":"<20220930105003.7C8A813776@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-30T10:50:03","name":"tree-optimization/107095 - fix typo in .MASK_STORE DSE handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/mbox/"},{"id":1589,"url":"https://patchwork.plctlab.org/api/1.2/patches/1589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/","msgid":"<20220930111938.354664-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-30T11:19:38","name":"[v2] testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/mbox/"},{"id":1595,"url":"https://patchwork.plctlab.org/api/1.2/patches/1595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/","msgid":"<20220930134620.106589-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T13:46:20","name":"[committed] libstdc++: Add missing include to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/mbox/"},{"id":1597,"url":"https://patchwork.plctlab.org/api/1.2/patches/1597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930153845.2268381-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T15:38:46","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1598,"url":"https://patchwork.plctlab.org/api/1.2/patches/1598/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930162212.2270178-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T16:22:13","name":"[v3] testsuite: Only run test on target if VMA == LMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1599,"url":"https://patchwork.plctlab.org/api/1.2/patches/1599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T16:37:58","name":"openmp: Add begin declare target support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/mbox/"},{"id":1600,"url":"https://patchwork.plctlab.org/api/1.2/patches/1600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/","msgid":"<20220930164556.1198044-2-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:47","name":"[01/10] libstdc++: Make _GLIBCXX_HOSTED respect -ffreestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/mbox/"},{"id":1602,"url":"https://patchwork.plctlab.org/api/1.2/patches/1602/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/","msgid":"<20220930164556.1198044-3-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:48","name":"[02/10] libstdc++: Filter out unconditional default include","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/mbox/"},{"id":1603,"url":"https://patchwork.plctlab.org/api/1.2/patches/1603/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/","msgid":"<20220930164556.1198044-4-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:49","name":"[03/10] libstdc++: Adjust precompiled headers for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/mbox/"},{"id":1606,"url":"https://patchwork.plctlab.org/api/1.2/patches/1606/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/","msgid":"<20220930164556.1198044-5-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:50","name":"[04/10] libstdc++: Mark headers that must be hosted as such [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/mbox/"},{"id":1601,"url":"https://patchwork.plctlab.org/api/1.2/patches/1601/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/","msgid":"<20220930164556.1198044-6-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:51","name":"[05/10] c-family: Implement new `int main'\'' semantics in freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/mbox/"},{"id":1604,"url":"https://patchwork.plctlab.org/api/1.2/patches/1604/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/","msgid":"<20220930164556.1198044-7-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:52","name":"[06/10] libstdc++: Rework how freestanding install works [PR106953]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/mbox/"},{"id":1609,"url":"https://patchwork.plctlab.org/api/1.2/patches/1609/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/","msgid":"<20220930164556.1198044-8-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:53","name":"[07/10] libstdc++: Make some tests work on freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/mbox/"},{"id":1605,"url":"https://patchwork.plctlab.org/api/1.2/patches/1605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/","msgid":"<20220930164556.1198044-9-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:54","name":"[08/10] libstdc++: Add effective-target '\''hosted'\'' for testsuite [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/mbox/"},{"id":1607,"url":"https://patchwork.plctlab.org/api/1.2/patches/1607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/","msgid":"<20220930164556.1198044-10-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:55","name":"[09/10] libstdc++: Re-enable std::hash in freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/mbox/"},{"id":1608,"url":"https://patchwork.plctlab.org/api/1.2/patches/1608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/","msgid":"<20220930164556.1198044-11-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:56","name":"[10/10] libstdc++: Disable hosted-only tests [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/mbox/"},{"id":1610,"url":"https://patchwork.plctlab.org/api/1.2/patches/1610/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T17:13:42","name":"arm, aarch64, csky: Fix C++ ICEs with _Float16 and __fp16 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/mbox/"},{"id":1611,"url":"https://patchwork.plctlab.org/api/1.2/patches/1611/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/","msgid":"<20220930172019.1459433-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-30T17:20:19","name":"c++: make some cp_trait_kind switch statements exhaustive","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/mbox/"},{"id":1613,"url":"https://patchwork.plctlab.org/api/1.2/patches/1613/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/","msgid":"<20220930205708.170313-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:08","name":"[committed] libstdc++: Remove non-standard public members in std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/mbox/"},{"id":1612,"url":"https://patchwork.plctlab.org/api/1.2/patches/1612/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/","msgid":"<20220930205713.170346-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:13","name":"[committed] libstdc++: Optimize operator>> for std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/mbox/"},{"id":1614,"url":"https://patchwork.plctlab.org/api/1.2/patches/1614/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/","msgid":"<20220930205717.170362-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:17","name":"[committed] libstdc++: Remove dependency from std::bitset::to_ulong() test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/mbox/"},{"id":1615,"url":"https://patchwork.plctlab.org/api/1.2/patches/1615/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/","msgid":"<20220930220623.2161990-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T22:06:23","name":"[RFC] c++: fix broken conversion in coroutines","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/mbox/"},{"id":1616,"url":"https://patchwork.plctlab.org/api/1.2/patches/1616/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/","msgid":"<44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:05:47","name":"[committed] Minor cleanup/prep in DOM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/mbox/"},{"id":1617,"url":"https://patchwork.plctlab.org/api/1.2/patches/1617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/","msgid":"<6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:32:34","name":"[committed] More gimple const/copy propagation opportunities","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/mbox/"},{"id":10,"url":"https://patchwork.plctlab.org/api/1.2/bundles/10/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13283,"url":"https://patchwork.plctlab.org/api/1.2/patches/13283/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T15:33:42","name":"[ada] fix libgnat build on x86_64-linux-gnux32 with glibc <= 2.31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/mbox/"},{"id":13294,"url":"https://patchwork.plctlab.org/api/1.2/patches/13294/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/","msgid":"<20221031154529.3627576-2-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:56","name":"[v7,01/34] Add and restructure function declaration macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/mbox/"},{"id":13298,"url":"https://patchwork.plctlab.org/api/1.2/patches/13298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/","msgid":"<20221031154529.3627576-3-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:57","name":"[v7,02/34] Rename THUMB_FUNC_START to THUMB_FUNC_ENTRY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/mbox/"},{"id":13302,"url":"https://patchwork.plctlab.org/api/1.2/patches/13302/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/","msgid":"<20221031154529.3627576-4-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:58","name":"[v7,03/34] Fix syntax warnings on conditional instructions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/mbox/"},{"id":13295,"url":"https://patchwork.plctlab.org/api/1.2/patches/13295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/","msgid":"<20221031154529.3627576-5-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:59","name":"[v7,04/34] Reorganize LIB1ASMFUNCS object wrapper macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/mbox/"},{"id":13299,"url":"https://patchwork.plctlab.org/api/1.2/patches/13299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/","msgid":"<20221031154529.3627576-6-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:00","name":"[v7,05/34] Add the __HAVE_FEATURE_IT and IT() macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/mbox/"},{"id":13297,"url":"https://patchwork.plctlab.org/api/1.2/patches/13297/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/","msgid":"<20221031154529.3627576-7-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:01","name":"[v7,06/34] Refactor '\''clz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/mbox/"},{"id":13296,"url":"https://patchwork.plctlab.org/api/1.2/patches/13296/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/","msgid":"<20221031154529.3627576-8-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:02","name":"[v7,07/34] Refactor '\''ctz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/mbox/"},{"id":13301,"url":"https://patchwork.plctlab.org/api/1.2/patches/13301/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/","msgid":"<20221031154529.3627576-9-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:03","name":"[v7,08/34] Refactor 64-bit shift functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/mbox/"},{"id":13303,"url":"https://patchwork.plctlab.org/api/1.2/patches/13303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/","msgid":"<20221031154529.3627576-10-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:04","name":"[v7,09/34] Import '\''clz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/mbox/"},{"id":13305,"url":"https://patchwork.plctlab.org/api/1.2/patches/13305/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/","msgid":"<20221031154529.3627576-11-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:05","name":"[v7,10/34] Import '\''ctz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/mbox/"},{"id":13307,"url":"https://patchwork.plctlab.org/api/1.2/patches/13307/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/","msgid":"<20221031154529.3627576-12-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:06","name":"[v7,11/34] Import 64-bit shift functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/mbox/"},{"id":13310,"url":"https://patchwork.plctlab.org/api/1.2/patches/13310/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/","msgid":"<20221031154529.3627576-13-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:07","name":"[v7,12/34] Import '\''clrsb'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/mbox/"},{"id":13308,"url":"https://patchwork.plctlab.org/api/1.2/patches/13308/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/","msgid":"<20221031154529.3627576-14-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:08","name":"[v7,13/34] Import '\''ffs'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/mbox/"},{"id":13313,"url":"https://patchwork.plctlab.org/api/1.2/patches/13313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/","msgid":"<20221031154529.3627576-15-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:09","name":"[v7,14/34] Import '\''parity'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/mbox/"},{"id":13300,"url":"https://patchwork.plctlab.org/api/1.2/patches/13300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/","msgid":"<20221031154529.3627576-16-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:10","name":"[v7,15/34] Import '\''popcnt'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/mbox/"},{"id":13311,"url":"https://patchwork.plctlab.org/api/1.2/patches/13311/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/","msgid":"<20221031154529.3627576-17-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:11","name":"[v7,16/34] Refactor Thumb-1 64-bit comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/mbox/"},{"id":13304,"url":"https://patchwork.plctlab.org/api/1.2/patches/13304/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/","msgid":"<20221031154529.3627576-18-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:12","name":"[v7,17/34] Import 64-bit comparison from CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/mbox/"},{"id":13309,"url":"https://patchwork.plctlab.org/api/1.2/patches/13309/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/","msgid":"<20221031154529.3627576-19-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:13","name":"[v7,18/34] Merge Thumb-2 optimizations for 64-bit comparison","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/mbox/"},{"id":13314,"url":"https://patchwork.plctlab.org/api/1.2/patches/13314/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/","msgid":"<20221031154529.3627576-20-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:14","name":"[v7,19/34] Import 32-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/mbox/"},{"id":13319,"url":"https://patchwork.plctlab.org/api/1.2/patches/13319/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/","msgid":"<20221031154529.3627576-21-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:15","name":"[v7,20/34] Refactor Thumb-1 64-bit division into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/mbox/"},{"id":13312,"url":"https://patchwork.plctlab.org/api/1.2/patches/13312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/","msgid":"<20221031154529.3627576-22-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:16","name":"[v7,21/34] Import 64-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/mbox/"},{"id":13315,"url":"https://patchwork.plctlab.org/api/1.2/patches/13315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/","msgid":"<20221031154529.3627576-23-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:17","name":"[v7,22/34] Import integer multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/mbox/"},{"id":13321,"url":"https://patchwork.plctlab.org/api/1.2/patches/13321/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/","msgid":"<20221031154529.3627576-24-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:18","name":"[v7,23/34] Refactor Thumb-1 float comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/mbox/"},{"id":13318,"url":"https://patchwork.plctlab.org/api/1.2/patches/13318/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/","msgid":"<20221031154529.3627576-25-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:19","name":"[v7,24/34] Import float comparison from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/mbox/"},{"id":13316,"url":"https://patchwork.plctlab.org/api/1.2/patches/13316/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/","msgid":"<20221031154529.3627576-26-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:20","name":"[v7,25/34] Refactor Thumb-1 float subtraction into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/mbox/"},{"id":13323,"url":"https://patchwork.plctlab.org/api/1.2/patches/13323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/","msgid":"<20221031154529.3627576-27-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:21","name":"[v7,26/34] Import float addition and subtraction from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/mbox/"},{"id":13328,"url":"https://patchwork.plctlab.org/api/1.2/patches/13328/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/","msgid":"<20221031154529.3627576-28-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:22","name":"[v7,27/34] Import float multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/mbox/"},{"id":13329,"url":"https://patchwork.plctlab.org/api/1.2/patches/13329/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/","msgid":"<20221031154529.3627576-29-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:23","name":"[v7,28/34] Import float division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/mbox/"},{"id":13332,"url":"https://patchwork.plctlab.org/api/1.2/patches/13332/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/","msgid":"<20221031154529.3627576-30-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:24","name":"[v7,29/34] Import integer-to-float conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/mbox/"},{"id":13334,"url":"https://patchwork.plctlab.org/api/1.2/patches/13334/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/","msgid":"<20221031154529.3627576-31-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:25","name":"[v7,30/34] Import float-to-integer conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/mbox/"},{"id":13330,"url":"https://patchwork.plctlab.org/api/1.2/patches/13330/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/","msgid":"<20221031154529.3627576-32-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:26","name":"[v7,31/34] Import float<->double conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/mbox/"},{"id":13335,"url":"https://patchwork.plctlab.org/api/1.2/patches/13335/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/","msgid":"<20221031154529.3627576-33-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:27","name":"[v7,32/34] Import float<->__fp16 conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/mbox/"},{"id":13327,"url":"https://patchwork.plctlab.org/api/1.2/patches/13327/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/","msgid":"<20221031154529.3627576-34-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:28","name":"[v7,33/34] Drop single-precision Thumb-1 soft-float functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/mbox/"},{"id":13336,"url":"https://patchwork.plctlab.org/api/1.2/patches/13336/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/","msgid":"<20221031154529.3627576-35-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:29","name":"[v7,34/34] Add -mpure-code support to the CM0 functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/mbox/"},{"id":13412,"url":"https://patchwork.plctlab.org/api/1.2/patches/13412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/","msgid":"<20221031190742.2116564-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-31T19:07:42","name":"c, analyzer: support named constants in analyzer [PR106302]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/mbox/"},{"id":13431,"url":"https://patchwork.plctlab.org/api/1.2/patches/13431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/","msgid":"<20221031203310.852924-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-31T20:33:10","name":"libstdc++: Implement ranges::as_rvalue_view from P2446R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/mbox/"},{"id":13440,"url":"https://patchwork.plctlab.org/api/1.2/patches/13440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/","msgid":"<20221031210618.695953-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T21:06:18","name":"x86: Track converted/skipped registers in STV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/mbox/"},{"id":13491,"url":"https://patchwork.plctlab.org/api/1.2/patches/13491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T01:20:40","name":"[wwwdocs,GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":13492,"url":"https://patchwork.plctlab.org/api/1.2/patches/13492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/","msgid":"<20221101012344.1456215-1-jason@redhat.com>","list_archive_url":null,"date":"2022-11-01T01:23:44","name":"[pushed] c++: set TREE_NOTHROW after genericize","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/mbox/"},{"id":13530,"url":"https://patchwork.plctlab.org/api/1.2/patches/13530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/","msgid":"<20221101061915.1677615-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T06:19:15","name":"[v2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/mbox/"},{"id":13583,"url":"https://patchwork.plctlab.org/api/1.2/patches/13583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T09:36:40","name":"libstdc++: std::from_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/mbox/"},{"id":13594,"url":"https://patchwork.plctlab.org/api/1.2/patches/13594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/","msgid":"<20221101094525.CD8F533E65@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:45:22","name":"[committed] wwwdocs: projects/tree-ssa: Adjust mark up","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/mbox/"},{"id":13595,"url":"https://patchwork.plctlab.org/api/1.2/patches/13595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/","msgid":"<20221101094640.E321433E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:46:38","name":"[committed] wwwdocs: readings: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/mbox/"},{"id":13597,"url":"https://patchwork.plctlab.org/api/1.2/patches/13597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/","msgid":"<20221101094858.CC1B233E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:48:56","name":"[committed] wwwdocs: codingconventions: Move two links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/mbox/"},{"id":13617,"url":"https://patchwork.plctlab.org/api/1.2/patches/13617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T10:23:18","name":"c++: Reorganize per-scope lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/mbox/"},{"id":13630,"url":"https://patchwork.plctlab.org/api/1.2/patches/13630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/","msgid":"<20221101111831.390F033E63@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T11:18:24","name":"[committed] wwwdocs: *: Remove extraneous whitespaces around headings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/mbox/"},{"id":13638,"url":"https://patchwork.plctlab.org/api/1.2/patches/13638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/","msgid":"<20221101120102.DDB8833E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:01:00","name":"[committed] wwwdocs: codingconventions: Properly link to flake8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/mbox/"},{"id":13639,"url":"https://patchwork.plctlab.org/api/1.2/patches/13639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/","msgid":"<20221101120444.412376-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T12:04:45","name":"[v3] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/mbox/"},{"id":13640,"url":"https://patchwork.plctlab.org/api/1.2/patches/13640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/","msgid":"<20221101120535.7CC5733E13@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:05:33","name":"[committed] wwwdocs: gcc-4.4: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/mbox/"},{"id":13643,"url":"https://patchwork.plctlab.org/api/1.2/patches/13643/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/","msgid":"<20221101120952.60F9933E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:09:50","name":"[committed] wwwdocs: readings: Switch sourceforge.net sub-sites to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/mbox/"},{"id":13644,"url":"https://patchwork.plctlab.org/api/1.2/patches/13644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T12:18:05","name":"libstdc++: Shortest denormal hex std::to_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/mbox/"},{"id":13655,"url":"https://patchwork.plctlab.org/api/1.2/patches/13655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T13:08:18","name":"[AArch64] Cleanup move immediate code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/mbox/"},{"id":13656,"url":"https://patchwork.plctlab.org/api/1.2/patches/13656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/","msgid":"<92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:11","name":"[COMMITTED] Irange::intersect with nonzero bits can indicate change incorrectly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/mbox/"},{"id":13657,"url":"https://patchwork.plctlab.org/api/1.2/patches/13657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/","msgid":"<052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:27","name":"[COMMITTED] Allow ranger queries on exit block.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/mbox/"},{"id":13658,"url":"https://patchwork.plctlab.org/api/1.2/patches/13658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/","msgid":"<3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:20:00","name":"[COMMITTED] Remove builtin_unreachable in ranger VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/mbox/"},{"id":13681,"url":"https://patchwork.plctlab.org/api/1.2/patches/13681/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/","msgid":"<100da11f-424c-71e0-1275-f161b94ffa46@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:58:00","name":"[COMMITTED] Make ranger the vrp1 default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/mbox/"},{"id":13682,"url":"https://patchwork.plctlab.org/api/1.2/patches/13682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/","msgid":"<20221101135941.444266-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:59:41","name":"doc: Remove outdated reference to \"core\" and front-end downloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/mbox/"},{"id":13759,"url":"https://patchwork.plctlab.org/api/1.2/patches/13759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/","msgid":"<20221101162637.14238-2-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:36","name":"[1/2] i386: correct x87&SSE division modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/mbox/"},{"id":13760,"url":"https://patchwork.plctlab.org/api/1.2/patches/13760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/","msgid":"<20221101162637.14238-3-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:37","name":"[2/2] i386: correct x87&SSE multiplication modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/mbox/"},{"id":13802,"url":"https://patchwork.plctlab.org/api/1.2/patches/13802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/","msgid":"<20221101170156.52672-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T17:01:56","name":"c++: Disable -Wignored-qualifiers for template args [PR107492]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/mbox/"},{"id":13813,"url":"https://patchwork.plctlab.org/api/1.2/patches/13813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T17:25:13","name":"[v2] RISC-V modified add3 for large stack frame optimization [PR105733]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/mbox/"},{"id":13829,"url":"https://patchwork.plctlab.org/api/1.2/patches/13829/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T18:04:38","name":"[COMMITTED] PR tree-optimization/107497 - Make sure ssa-name is valid.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/mbox/"},{"id":13838,"url":"https://patchwork.plctlab.org/api/1.2/patches/13838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/","msgid":"<20221101182537.50407-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-11-01T18:25:37","name":"[COMMITTED,PR,tree-optimization/107490] Handle NANs in op[12]_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/mbox/"},{"id":13899,"url":"https://patchwork.plctlab.org/api/1.2/patches/13899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/","msgid":"<20221101213029.940043-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-01T21:30:29","name":"libstdc++: Fix ERANGE behavior for fallback FP std::from_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/mbox/"},{"id":13900,"url":"https://patchwork.plctlab.org/api/1.2/patches/13900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T21:46:45","name":"c++: per-scope, per-signature lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/mbox/"},{"id":13922,"url":"https://patchwork.plctlab.org/api/1.2/patches/13922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/","msgid":"<20221101220652.588178-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T22:06:52","name":"c++: Quash -Wdangling-reference for member operator* [PR107488]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/mbox/"},{"id":13998,"url":"https://patchwork.plctlab.org/api/1.2/patches/13998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:40:43","name":"[1/3] Rework 128-bit complex multiply and divide, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/mbox/"},{"id":13999,"url":"https://patchwork.plctlab.org/api/1.2/patches/13999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:42:30","name":"[2/3] Make __float128 use the _Float128 type, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/mbox/"},{"id":14000,"url":"https://patchwork.plctlab.org/api/1.2/patches/14000/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:44:01","name":"[3/3] Update float 128-bit conversions, PR target/107299.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/mbox/"},{"id":14013,"url":"https://patchwork.plctlab.org/api/1.2/patches/14013/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/","msgid":"<20221102033728.99379-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-11-02T03:37:28","name":"[V2] Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/mbox/"},{"id":14068,"url":"https://patchwork.plctlab.org/api/1.2/patches/14068/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/","msgid":"<94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T07:59:06","name":"vect: Fold LEN_{LOAD,STORE} if it'\''s for the whole vector [PR107412]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/mbox/"},{"id":14070,"url":"https://patchwork.plctlab.org/api/1.2/patches/14070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/","msgid":"<3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T08:01:06","name":"testsuite: Fix gen-vect-34.c with vect_masked_load [PR106806]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/mbox/"},{"id":14123,"url":"https://patchwork.plctlab.org/api/1.2/patches/14123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:13:44","name":"builtins: Guard builtins.cc against HUGE_VAL and NAN definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":14156,"url":"https://patchwork.plctlab.org/api/1.2/patches/14156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:25:58","name":"libstdc++: Add _Float128 to_chars/from_chars support for x86, ia64 and ppc64le with glibc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/mbox/"},{"id":14165,"url":"https://patchwork.plctlab.org/api/1.2/patches/14165/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:39:37","name":"libstdc++: _Bfloat16 for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/mbox/"},{"id":14174,"url":"https://patchwork.plctlab.org/api/1.2/patches/14174/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/","msgid":"<20221102104713.643862-1-richard.purdie@linuxfoundation.org>","list_archive_url":null,"date":"2022-11-02T10:47:13","name":"[v2] libcpp: Avoid remapping filenames within directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/mbox/"},{"id":14215,"url":"https://patchwork.plctlab.org/api/1.2/patches/14215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:34","name":"[RFC] RISC-V: Minimal supports for new extensions in profile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/mbox/"},{"id":14216,"url":"https://patchwork.plctlab.org/api/1.2/patches/14216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:35","name":"[RFC] RISC-V: Add profile supports.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/mbox/"},{"id":14218,"url":"https://patchwork.plctlab.org/api/1.2/patches/14218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/","msgid":"<20221102125631.634887-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:31","name":"[committed] libstdc++: Ignore -Wignored-qualifiers warning in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/mbox/"},{"id":14219,"url":"https://patchwork.plctlab.org/api/1.2/patches/14219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/","msgid":"<20221102125638.634917-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:38","name":"[committed] libstdc++: Remove unnecessary variant member in std::expected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/mbox/"},{"id":14221,"url":"https://patchwork.plctlab.org/api/1.2/patches/14221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/","msgid":"<20221102131004.3816486-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T13:10:04","name":"genmultilib: Add sanity check","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/mbox/"},{"id":14236,"url":"https://patchwork.plctlab.org/api/1.2/patches/14236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/","msgid":"<20221102134028.1032216-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-02T13:40:28","name":"libstdc++: Declare const global variables inline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/mbox/"},{"id":14273,"url":"https://patchwork.plctlab.org/api/1.2/patches/14273/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:46:04","name":"[2/2] AArch64 Add implementation for vector cbranch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/mbox/"}]' ++ jq -rc '.[].name' ++ echo '[{"id":4,"url":"https://patchwork.plctlab.org/api/1.2/bundles/4/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1618,"url":"https://patchwork.plctlab.org/api/1.2/patches/1618/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/","msgid":"<20221001005720.28208-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-01T00:57:20","name":"Fix the build of record_edge_info()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/mbox/"},{"id":1621,"url":"https://patchwork.plctlab.org/api/1.2/patches/1621/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/","msgid":"<20221001041443.2211752-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:14:43","name":"[pushed] c++: cast split_nonconstant_init return val to void","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/mbox/"},{"id":1622,"url":"https://patchwork.plctlab.org/api/1.2/patches/1622/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/","msgid":"<20221001041502.2211988-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:15:02","name":"[pushed] c++: loop through array CONSTRUCTOR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/mbox/"},{"id":1624,"url":"https://patchwork.plctlab.org/api/1.2/patches/1624/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/","msgid":"<36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com>","list_archive_url":null,"date":"2022-10-01T04:52:12","name":"[committed] Improve Z flag handling on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/mbox/"},{"id":1628,"url":"https://patchwork.plctlab.org/api/1.2/patches/1628/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/","msgid":"<20221001075659.63410-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-01T07:56:59","name":"OpenACC: Fix struct-component-kind-1.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/mbox/"},{"id":1629,"url":"https://patchwork.plctlab.org/api/1.2/patches/1629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/","msgid":"<0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com>","list_archive_url":null,"date":"2022-10-01T18:34:45","name":"Adding a new thread model to GCC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/mbox/"},{"id":1630,"url":"https://patchwork.plctlab.org/api/1.2/patches/1630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/","msgid":"<20221001184004.3599748-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-01T18:40:05","name":"libstdc++: Use ///< for inline documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/mbox/"},{"id":1632,"url":"https://patchwork.plctlab.org/api/1.2/patches/1632/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T11:35:05","name":"c++: Disallow jumps into statement expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/mbox/"},{"id":1633,"url":"https://patchwork.plctlab.org/api/1.2/patches/1633/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T14:44:03","name":"[committed] tree-cfg: Fix a verification diagnostic typo [PR107121]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/mbox/"},{"id":1634,"url":"https://patchwork.plctlab.org/api/1.2/patches/1634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-02T17:47:18","name":"Fortran: Add OpenMP'\''s assume(s) directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/mbox/"},{"id":1636,"url":"https://patchwork.plctlab.org/api/1.2/patches/1636/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/","msgid":"","list_archive_url":null,"date":"2022-10-02T20:07:34","name":"[RFC.,Fortran] Some clobbering for INTENT(OUT) arrays","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/mbox/"},{"id":1639,"url":"https://patchwork.plctlab.org/api/1.2/patches/1639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T06:08:37","name":"Set discriminators for call stmts on the same line within the same basic block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1645,"url":"https://patchwork.plctlab.org/api/1.2/patches/1645/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/","msgid":"<20221003104351.408835-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-10-03T10:43:51","name":"arm: Add missing early clobber to MVE vrev64q_m patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/mbox/"},{"id":1650,"url":"https://patchwork.plctlab.org/api/1.2/patches/1650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/","msgid":"<20221003110815.1075975-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:12","name":"[COMMITTED] Do not compare incompatible ranges in ipa-prop.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/mbox/"},{"id":1653,"url":"https://patchwork.plctlab.org/api/1.2/patches/1653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/","msgid":"<20221003110815.1075975-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:13","name":"[COMMITTED] Do not compare nonzero masks for varying.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/mbox/"},{"id":1651,"url":"https://patchwork.plctlab.org/api/1.2/patches/1651/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/","msgid":"<20221003110815.1075975-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:14","name":"[COMMITTED] Avoid comparing ranges when sub-ranges is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/mbox/"},{"id":1652,"url":"https://patchwork.plctlab.org/api/1.2/patches/1652/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/","msgid":"<20221003110815.1075975-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:15","name":"[COMMITTED] Do not pessimize range in set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/mbox/"},{"id":1654,"url":"https://patchwork.plctlab.org/api/1.2/patches/1654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/","msgid":"<20221003114641.367692-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:46:41","name":"[committed] libstdc++: Fix tests broken by C++23 P2266R3 \"Simpler implicit move\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/mbox/"},{"id":1655,"url":"https://patchwork.plctlab.org/api/1.2/patches/1655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-10-03T11:57:12","name":"[COMMITTED] libsanitizer: Fix Solaris 11.3 compilation of sanitizer_procmaps_solaris.cpp [PR105531]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":1657,"url":"https://patchwork.plctlab.org/api/1.2/patches/1657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-03T13:12:04","name":"[committed] c: Adjust LDBL_EPSILON for C2x for IBM long double","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/mbox/"},{"id":1658,"url":"https://patchwork.plctlab.org/api/1.2/patches/1658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T14:14:22","name":"PR tree-optimization/107109 - Don'\''t process undefined range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/mbox/"},{"id":1661,"url":"https://patchwork.plctlab.org/api/1.2/patches/1661/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-03T19:22:42","name":"c++, c, v2: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/mbox/"},{"id":1662,"url":"https://patchwork.plctlab.org/api/1.2/patches/1662/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/","msgid":"<20221003203543.154431-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-03T20:35:44","name":"elf: ELF toolchain --without-{headers, newlib} should provide stdint.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/mbox/"},{"id":1663,"url":"https://patchwork.plctlab.org/api/1.2/patches/1663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/","msgid":"<20221003210247.457336-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T21:02:47","name":"[committed] libstdc++: Update status docs for compare_exchange padding bits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/mbox/"},{"id":1664,"url":"https://patchwork.plctlab.org/api/1.2/patches/1664/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212402.3337669-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:02","name":"aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1665,"url":"https://patchwork.plctlab.org/api/1.2/patches/1665/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212419.3337714-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:19","name":"aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1666,"url":"https://patchwork.plctlab.org/api/1.2/patches/1666/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T22:32:14","name":"diagnostics: Add test for fixed _Pragma location issue [PR91669]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/mbox/"},{"id":1667,"url":"https://patchwork.plctlab.org/api/1.2/patches/1667/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/","msgid":"<20221004004216.1994023-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T00:42:16","name":"c++: install cp-trait.def as part of plugin headers [PR107136]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/mbox/"},{"id":1668,"url":"https://patchwork.plctlab.org/api/1.2/patches/1668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/","msgid":"<20221004011115.2009591-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T01:11:15","name":"libstdc++: Implement ranges::join_with_view from P2441R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/mbox/"},{"id":1669,"url":"https://patchwork.plctlab.org/api/1.2/patches/1669/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/","msgid":"<20221004042831.1419926-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T04:28:31","name":"[COMMITTED,PR107130] range-ops: Separate out ffs and popcount optimizations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/mbox/"},{"id":1670,"url":"https://patchwork.plctlab.org/api/1.2/patches/1670/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/","msgid":"<20221004073530.1461390-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T07:35:30","name":"[COMMITTED] Convert nonzero mask in irange to wide_int.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/mbox/"},{"id":1674,"url":"https://patchwork.plctlab.org/api/1.2/patches/1674/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:06:27","name":"middle-end, c++, i386, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/mbox/"},{"id":1675,"url":"https://patchwork.plctlab.org/api/1.2/patches/1675/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:11:07","name":"attribs: Add missing auto_diagnostic_group 3 times","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/mbox/"},{"id":1680,"url":"https://patchwork.plctlab.org/api/1.2/patches/1680/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/","msgid":"<20221004112849.27678-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2022-10-04T11:28:50","name":"cselib: Skip BImode while keeping track of subvalue relations [PR107088]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/mbox/"},{"id":1685,"url":"https://patchwork.plctlab.org/api/1.2/patches/1685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/","msgid":"<20221004141138.530214-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:35","name":"[committed] libstdc++: Define functions for freestanding [PR107135]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/mbox/"},{"id":1683,"url":"https://patchwork.plctlab.org/api/1.2/patches/1683/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/","msgid":"<20221004141138.530214-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:36","name":"[committed] libstdc++: Make work freestanding [PR107134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/mbox/"},{"id":1682,"url":"https://patchwork.plctlab.org/api/1.2/patches/1682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/","msgid":"<20221004141138.530214-3-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:37","name":"[committed] libstdc++: Enable std::hash> [PR107139]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/mbox/"},{"id":1684,"url":"https://patchwork.plctlab.org/api/1.2/patches/1684/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/","msgid":"<20221004141138.530214-4-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:38","name":"[committed] libstdc++: Disable test for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/mbox/"},{"id":1686,"url":"https://patchwork.plctlab.org/api/1.2/patches/1686/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/","msgid":"<20221004151200.1275636-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-04T15:12:00","name":"[RESEND,1/1] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/mbox/"},{"id":1687,"url":"https://patchwork.plctlab.org/api/1.2/patches/1687/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/","msgid":"<20221004152132.GA1906@delia.home>","list_archive_url":null,"date":"2022-10-04T15:21:33","name":"Add --without-makeinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/mbox/"},{"id":1688,"url":"https://patchwork.plctlab.org/api/1.2/patches/1688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:52","name":"[GCC13,V5,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/mbox/"},{"id":1689,"url":"https://patchwork.plctlab.org/api/1.2/patches/1689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:53","name":"[GCC13,V5,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/mbox/"},{"id":1692,"url":"https://patchwork.plctlab.org/api/1.2/patches/1692/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:38:51","name":"aarch64: Define __ARM_FEATURE_RCPC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/mbox/"},{"id":1693,"url":"https://patchwork.plctlab.org/api/1.2/patches/1693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/","msgid":"<20221004164624.558722-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:24","name":"[committed] libstdc++: Refactor seed sequence constraints in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/mbox/"},{"id":1694,"url":"https://patchwork.plctlab.org/api/1.2/patches/1694/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/","msgid":"<20221004164631.558750-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:31","name":"[committed] libstdc++: Use new built-ins __remove_cv, __remove_reference etc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/mbox/"},{"id":1695,"url":"https://patchwork.plctlab.org/api/1.2/patches/1695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/","msgid":"<20221004164637.558771-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:37","name":"[committed] libstdc++: Fix test FAIL for old std::string ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/mbox/"},{"id":1696,"url":"https://patchwork.plctlab.org/api/1.2/patches/1696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/","msgid":"<20221004165109.559028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:51:09","name":"[RFC] libstdc++: Generate error_constants.h from [PR104883]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/mbox/"},{"id":1697,"url":"https://patchwork.plctlab.org/api/1.2/patches/1697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:06:21","name":"improved const shifts for AVR targets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/mbox/"},{"id":1698,"url":"https://patchwork.plctlab.org/api/1.2/patches/1698/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:22:35","name":"[AArch64] Improve immediate expansion [PR106583]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1699,"url":"https://patchwork.plctlab.org/api/1.2/patches/1699/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/","msgid":"<20221004173631.2958133-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:36:31","name":"c++ modules: lazy loading from within template [PR99377]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/mbox/"},{"id":1700,"url":"https://patchwork.plctlab.org/api/1.2/patches/1700/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/","msgid":"<20221004175221.1493497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:52:21","name":"[COMMITTED] Remove assert from set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/mbox/"},{"id":1701,"url":"https://patchwork.plctlab.org/api/1.2/patches/1701/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/","msgid":"","list_archive_url":null,"date":"2022-10-04T19:27:11","name":"Fortran: reject procedures and procedure pointers as output item [PR107074]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/mbox/"},{"id":1703,"url":"https://patchwork.plctlab.org/api/1.2/patches/1703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/","msgid":"","list_archive_url":null,"date":"2022-10-04T21:19:56","name":"Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/mbox/"},{"id":1704,"url":"https://patchwork.plctlab.org/api/1.2/patches/1704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/","msgid":"<20221004225229.3104706-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-04T22:52:29","name":"[pushed] c++: fix debug info for array temporary [PR107154]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/mbox/"},{"id":1705,"url":"https://patchwork.plctlab.org/api/1.2/patches/1705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T23:06:21","name":"[v2] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/mbox/"},{"id":1706,"url":"https://patchwork.plctlab.org/api/1.2/patches/1706/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/","msgid":"<20221005002418.710712-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:18","name":"[committed] analyzer: widening_svalues take a function_point rather than a program_point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/mbox/"},{"id":1707,"url":"https://patchwork.plctlab.org/api/1.2/patches/1707/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/","msgid":"<20221005002423.710736-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:23","name":"[committed] analyzer: fold -(-(VAL)) to VAL","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/mbox/"},{"id":1709,"url":"https://patchwork.plctlab.org/api/1.2/patches/1709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/","msgid":"<20221005002427.710760-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:27","name":"[committed] analyzer: move region_model_manager decl to its own header","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/mbox/"},{"id":1708,"url":"https://patchwork.plctlab.org/api/1.2/patches/1708/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/","msgid":"<20221005002431.710784-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:31","name":"[committed] analyzer: revamp side-effects of call summaries [PR107072]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/mbox/"},{"id":1720,"url":"https://patchwork.plctlab.org/api/1.2/patches/1720/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T09:55:21","name":"c++, c, v3: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/mbox/"},{"id":1721,"url":"https://patchwork.plctlab.org/api/1.2/patches/1721/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/","msgid":"<52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz>","list_archive_url":null,"date":"2022-10-05T10:15:33","name":"[pushed] testsuite: mark a test with xfail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/mbox/"},{"id":1722,"url":"https://patchwork.plctlab.org/api/1.2/patches/1722/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/","msgid":"<7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:35:10","name":"[pushed] analyzer: remove unused variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/mbox/"},{"id":1723,"url":"https://patchwork.plctlab.org/api/1.2/patches/1723/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:41:37","name":"IPA: support -flto + -flive-patching=inline-clone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/mbox/"},{"id":1724,"url":"https://patchwork.plctlab.org/api/1.2/patches/1724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/","msgid":"<6876baac-15f9-0450-72ec-1f0b85348392@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:42:37","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/mbox/"},{"id":1725,"url":"https://patchwork.plctlab.org/api/1.2/patches/1725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:49:40","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/mbox/"},{"id":1728,"url":"https://patchwork.plctlab.org/api/1.2/patches/1728/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1726,"url":"https://patchwork.plctlab.org/api/1.2/patches/1726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:03","name":"[2/2] Split edge when edge locus and dest don'\''t match","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1727,"url":"https://patchwork.plctlab.org/api/1.2/patches/1727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:04:51","name":"c++: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/mbox/"},{"id":1729,"url":"https://patchwork.plctlab.org/api/1.2/patches/1729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/","msgid":"<20221005122154.1579701-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:21:53","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/mbox/"},{"id":1730,"url":"https://patchwork.plctlab.org/api/1.2/patches/1730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/","msgid":"<20221005122236.1579762-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:35","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/mbox/"},{"id":1731,"url":"https://patchwork.plctlab.org/api/1.2/patches/1731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/","msgid":"<20221005122236.1579762-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:36","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Take into account nonzero mask in popcount.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/mbox/"},{"id":1732,"url":"https://patchwork.plctlab.org/api/1.2/patches/1732/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:30:22","name":"[AArch64] Improve bit tests [PR105773]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1733,"url":"https://patchwork.plctlab.org/api/1.2/patches/1733/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/","msgid":"<20221005124628.701564-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:46:28","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/mbox/"},{"id":1734,"url":"https://patchwork.plctlab.org/api/1.2/patches/1734/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/","msgid":"<20221005131611.703378-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:16:11","name":"[committed] libtdc++: Regenerate Makefile.in after freestanding header changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/mbox/"},{"id":1735,"url":"https://patchwork.plctlab.org/api/1.2/patches/1735/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/","msgid":"<20221005134932.1584257-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:49:32","name":"[COMMITTED] range-op: Keep nonzero mask up to date with truncating casts.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/mbox/"},{"id":1736,"url":"https://patchwork.plctlab.org/api/1.2/patches/1736/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/","msgid":"<20221005141023.3206443-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-05T14:10:23","name":"[pushed] c++: lvalue_kind tweak","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/mbox/"},{"id":1737,"url":"https://patchwork.plctlab.org/api/1.2/patches/1737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/","msgid":"<20221005145639.273140-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-05T14:56:39","name":"[v2] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1738,"url":"https://patchwork.plctlab.org/api/1.2/patches/1738/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/","msgid":"<4094054.1IzOArtZ34@fomalhaut>","list_archive_url":null,"date":"2022-10-05T15:36:48","name":"Fix wrong code generated by unroll-and-jam pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/mbox/"},{"id":1739,"url":"https://patchwork.plctlab.org/api/1.2/patches/1739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/","msgid":"<20221005175630.748655-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:30","name":"[committed] analyzer: fix ICEs seen with call summaries on PR 107060","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/mbox/"},{"id":1740,"url":"https://patchwork.plctlab.org/api/1.2/patches/1740/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/","msgid":"<20221005175634.748680-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:34","name":"[committed] analyzer: simplify some includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/mbox/"},{"id":1741,"url":"https://patchwork.plctlab.org/api/1.2/patches/1741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/","msgid":"<20221005181127.749161-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T18:11:27","name":"[committed] analyzer: add regression test for PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/mbox/"},{"id":1742,"url":"https://patchwork.plctlab.org/api/1.2/patches/1742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/","msgid":"<29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz>","list_archive_url":null,"date":"2022-10-05T18:41:48","name":"[pushed] contrib: run fetch before pushing Daily bump","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/mbox/"},{"id":1744,"url":"https://patchwork.plctlab.org/api/1.2/patches/1744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/","msgid":"<19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:39","name":"[1/3] rs6000: Remove \"wD\" from *vsx_extract__store","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1743,"url":"https://patchwork.plctlab.org/api/1.2/patches/1743/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T19:08:40","name":"[2/3] rs6000: Rework vsx_extract_","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1745,"url":"https://patchwork.plctlab.org/api/1.2/patches/1745/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/","msgid":"<0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:41","name":"[3/3] rs6000: Remove the wD constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1747,"url":"https://patchwork.plctlab.org/api/1.2/patches/1747/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:19","name":"[GCC13,V6,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/mbox/"},{"id":1746,"url":"https://patchwork.plctlab.org/api/1.2/patches/1746/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:20","name":"[GCC13,V6,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/mbox/"},{"id":1748,"url":"https://patchwork.plctlab.org/api/1.2/patches/1748/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/","msgid":"<20221005212744.640285-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-05T21:27:44","name":"c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/mbox/"},{"id":1749,"url":"https://patchwork.plctlab.org/api/1.2/patches/1749/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-06T01:21:22","name":"c: C2x typeof","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/mbox/"},{"id":1750,"url":"https://patchwork.plctlab.org/api/1.2/patches/1750/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/","msgid":"<20221006020226.3629040-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T02:02:26","name":"c++: remove optimize_specialization_lookup_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/mbox/"},{"id":1753,"url":"https://patchwork.plctlab.org/api/1.2/patches/1753/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/","msgid":"<20221006062318.1709996-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:16","name":"[COMMITTED] Do not double print INF and NAN in frange pretty printer.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/mbox/"},{"id":1755,"url":"https://patchwork.plctlab.org/api/1.2/patches/1755/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/","msgid":"<20221006062318.1709996-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:17","name":"[COMMITTED] Do not check finite_operands_p twice in range-ops-float.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/mbox/"},{"id":1754,"url":"https://patchwork.plctlab.org/api/1.2/patches/1754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/","msgid":"<20221006062318.1709996-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:18","name":"[COMMITTED] Setting explicit NANs sets UNDEFINED for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/mbox/"},{"id":1756,"url":"https://patchwork.plctlab.org/api/1.2/patches/1756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T08:42:42","name":"[committed] openmp: Map holds clause to IFN_ASSUME for C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/mbox/"},{"id":1757,"url":"https://patchwork.plctlab.org/api/1.2/patches/1757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/","msgid":"<20221006091056.1480675-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-06T09:10:56","name":"[committed] arc: Remove max-page-size and common-page-size forced setting","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/mbox/"},{"id":1758,"url":"https://patchwork.plctlab.org/api/1.2/patches/1758/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/","msgid":"<045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz>","list_archive_url":null,"date":"2022-10-06T09:16:17","name":"[pushed] git_update_version: add robust logging","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/mbox/"},{"id":1759,"url":"https://patchwork.plctlab.org/api/1.2/patches/1759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/","msgid":"<20221006092544.260196-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:25:44","name":"[COMMITED] ada: Fix spurious warning on unreferenced refinement constituents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/mbox/"},{"id":1760,"url":"https://patchwork.plctlab.org/api/1.2/patches/1760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/","msgid":"<20221006092643.260420-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:26:43","name":"[COMMITED] ada: Disable slice-of-component optimization in some cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/mbox/"},{"id":1761,"url":"https://patchwork.plctlab.org/api/1.2/patches/1761/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/","msgid":"<20221006092734.260579-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:27:34","name":"[COMMITED] ada: Do not issue compiler warnings in GNATprove mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/mbox/"},{"id":1762,"url":"https://patchwork.plctlab.org/api/1.2/patches/1762/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/","msgid":"<20221006092810.260715-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:10","name":"[COMMITED] ada: Clean up slice-of-component optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/mbox/"},{"id":1763,"url":"https://patchwork.plctlab.org/api/1.2/patches/1763/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092840.607374-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:28:39","name":"[v2] aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1764,"url":"https://patchwork.plctlab.org/api/1.2/patches/1764/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/","msgid":"<20221006092847.260877-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:47","name":"[COMMITED] ada: Accessibility error incorrectly flagged on call within Pre'\''Class expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/mbox/"},{"id":1765,"url":"https://patchwork.plctlab.org/api/1.2/patches/1765/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/","msgid":"<20221006092929.261152-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:29","name":"[COMMITED] ada: Incorrect inferences drawn from if/elsif/while conditions with -gnatVo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/mbox/"},{"id":1767,"url":"https://patchwork.plctlab.org/api/1.2/patches/1767/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/","msgid":"<20221006092943.261301-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:43","name":"[COMMITED] ada: Add C declarations for Storage Model support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/mbox/"},{"id":1766,"url":"https://patchwork.plctlab.org/api/1.2/patches/1766/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/","msgid":"<20221006092951.261362-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[COMMITED] ada: Fix inserting of validity checks in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/mbox/"},{"id":1768,"url":"https://patchwork.plctlab.org/api/1.2/patches/1768/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092951.607412-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[v2] aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1772,"url":"https://patchwork.plctlab.org/api/1.2/patches/1772/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/","msgid":"<20221006093006.261475-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:06","name":"[COMMITED] ada: stack scrubbing: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/mbox/"},{"id":1769,"url":"https://patchwork.plctlab.org/api/1.2/patches/1769/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/","msgid":"<20221006093051.261719-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:51","name":"[COMMITED] ada: hardened booleans: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/mbox/"},{"id":1770,"url":"https://patchwork.plctlab.org/api/1.2/patches/1770/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/","msgid":"<20221006093108.261899-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:08","name":"[COMMITED] ada: hardened conditionals: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/mbox/"},{"id":1771,"url":"https://patchwork.plctlab.org/api/1.2/patches/1771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/","msgid":"<20221006093112.261959-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:12","name":"[COMMITED] ada: Cleanup related to lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/mbox/"},{"id":1773,"url":"https://patchwork.plctlab.org/api/1.2/patches/1773/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/","msgid":"<20221006093127.262068-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:27","name":"[COMMITED] ada: Reject conditional goto in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/mbox/"},{"id":1774,"url":"https://patchwork.plctlab.org/api/1.2/patches/1774/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/","msgid":"<20221006093142.262226-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:42","name":"[COMMITED] ada: Minor potential bug in sem_ch6.adb","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/mbox/"},{"id":1775,"url":"https://patchwork.plctlab.org/api/1.2/patches/1775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/","msgid":"<20221006093147.262286-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:47","name":"[COMMITED] ada: Implementation of support for storage models in gigi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/mbox/"},{"id":1778,"url":"https://patchwork.plctlab.org/api/1.2/patches/1778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/","msgid":"<20221006100752.1E029383FB9B@sourceware.org>","list_archive_url":null,"date":"2022-10-06T10:07:08","name":"tree-optimization/107107 - tail-merging VN wrong-code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/mbox/"},{"id":1779,"url":"https://patchwork.plctlab.org/api/1.2/patches/1779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/","msgid":"<20221006105110.1719060-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T10:51:10","name":"[RFC] Add op1_range for __builtin_signbit.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/mbox/"},{"id":1780,"url":"https://patchwork.plctlab.org/api/1.2/patches/1780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T10:55:01","name":"openmp: Map holds clause to IFN_ASSUME for Fortran","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/mbox/"},{"id":1782,"url":"https://patchwork.plctlab.org/api/1.2/patches/1782/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/","msgid":"<20221006122037.48AAF3839DFC@sourceware.org>","list_archive_url":null,"date":"2022-10-06T12:19:53","name":"middle-end/107115 - avoid bogus redundant store removal during RTL expansion","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/mbox/"},{"id":1783,"url":"https://patchwork.plctlab.org/api/1.2/patches/1783/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/","msgid":"<20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-06T14:34:00","name":"[RFC] c++: parser - Support for target address spaces in C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1784,"url":"https://patchwork.plctlab.org/api/1.2/patches/1784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T14:49:43","name":"[v2] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/mbox/"},{"id":1785,"url":"https://patchwork.plctlab.org/api/1.2/patches/1785/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/","msgid":"<55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com>","list_archive_url":null,"date":"2022-10-06T16:01:36","name":"gcc-12: FTBFS on hurd-i386","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/mbox/"},{"id":1786,"url":"https://patchwork.plctlab.org/api/1.2/patches/1786/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/","msgid":"<20221006161916.4118820-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T16:19:16","name":"c++ modules: static var in inline function [PR104433]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/mbox/"},{"id":1787,"url":"https://patchwork.plctlab.org/api/1.2/patches/1787/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T17:20:44","name":"c++, v2: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/mbox/"},{"id":1788,"url":"https://patchwork.plctlab.org/api/1.2/patches/1788/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/","msgid":"<2601473.BddDVKsqQX@fomalhaut>","list_archive_url":null,"date":"2022-10-06T17:25:53","name":"Reduce DF computation at -O0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/mbox/"},{"id":1789,"url":"https://patchwork.plctlab.org/api/1.2/patches/1789/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/","msgid":"<4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com>","list_archive_url":null,"date":"2022-10-06T17:38:09","name":"Fix gdb FilteringTypePrinter (again)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/mbox/"},{"id":1790,"url":"https://patchwork.plctlab.org/api/1.2/patches/1790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/","msgid":"<20221006182251.3453018-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-06T18:22:51","name":"[RFA] gimplify: prevent some C++ temporary elision","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/mbox/"},{"id":1791,"url":"https://patchwork.plctlab.org/api/1.2/patches/1791/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T18:29:05","name":"c++, v3: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/mbox/"},{"id":1792,"url":"https://patchwork.plctlab.org/api/1.2/patches/1792/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/","msgid":"<20221006190255.361385-1-cf.natali@gmail.com>","list_archive_url":null,"date":"2022-10-06T19:02:56","name":"[v2] libstdc++: basic_filebuf: don'\''t flush more often than necessary.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/mbox/"},{"id":1794,"url":"https://patchwork.plctlab.org/api/1.2/patches/1794/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/","msgid":"<20221006195038.807580-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:38","name":"[committed] analyzer: fixes to call_summary_replay::dump_to_pp","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/mbox/"},{"id":1793,"url":"https://patchwork.plctlab.org/api/1.2/patches/1793/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/","msgid":"<20221006195043.807604-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:43","name":"[committed] analyzer: fix another ICE in PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/mbox/"},{"id":1795,"url":"https://patchwork.plctlab.org/api/1.2/patches/1795/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/","msgid":"<20221006204035.1796190-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T20:40:35","name":"[COMMITTED,PR107170] Avoid copying incompatible types in legacy VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/mbox/"},{"id":1796,"url":"https://patchwork.plctlab.org/api/1.2/patches/1796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:29:57","name":"[rs6000] Fix addg6s builtin with long long parameters. (PR100693)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/mbox/"},{"id":1797,"url":"https://patchwork.plctlab.org/api/1.2/patches/1797/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:43:23","name":"[v3] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/mbox/"},{"id":1798,"url":"https://patchwork.plctlab.org/api/1.2/patches/1798/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T22:19:09","name":"[committed] libgcc, arc: Fix build","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/mbox/"},{"id":1799,"url":"https://patchwork.plctlab.org/api/1.2/patches/1799/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:12:47","name":"[v3] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/mbox/"},{"id":1800,"url":"https://patchwork.plctlab.org/api/1.2/patches/1800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:15:39","name":"Go patch committed: better argument checking for builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/mbox/"},{"id":1802,"url":"https://patchwork.plctlab.org/api/1.2/patches/1802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/","msgid":"<20221007040325.21276-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-07T04:03:25","name":"PR middle-end/88345: Honor -falign-functions=N even optimized for size.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/mbox/"},{"id":1804,"url":"https://patchwork.plctlab.org/api/1.2/patches/1804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-07T07:11:12","name":"[committed] Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/mbox/"},{"id":1805,"url":"https://patchwork.plctlab.org/api/1.2/patches/1805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-07T08:11:39","name":"[pushed] remove dead variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/mbox/"},{"id":1806,"url":"https://patchwork.plctlab.org/api/1.2/patches/1806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/","msgid":"<4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:24:17","name":"[pushed] fix clang warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/mbox/"},{"id":1807,"url":"https://patchwork.plctlab.org/api/1.2/patches/1807/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/","msgid":"<844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:35:35","name":"[pushed] libdecnumber: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/mbox/"},{"id":1808,"url":"https://patchwork.plctlab.org/api/1.2/patches/1808/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/","msgid":"<22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz>","list_archive_url":null,"date":"2022-10-07T09:36:24","name":"[pushed] contrib: remove extra fetch from git_update_version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/mbox/"},{"id":1809,"url":"https://patchwork.plctlab.org/api/1.2/patches/1809/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/","msgid":"<20221007114350.1212377-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:43:50","name":"[committed] libstdc++: Use bold style for DR titles in the manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/mbox/"},{"id":1810,"url":"https://patchwork.plctlab.org/api/1.2/patches/1810/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/","msgid":"<20221007115701.1226696-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:01","name":"[committed] libstdc++: Shuffle header dependencies of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/mbox/"},{"id":1811,"url":"https://patchwork.plctlab.org/api/1.2/patches/1811/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/","msgid":"<20221007115713.1226717-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:13","name":"[committed] libstdc++: Add --disable-libstdcxx-hosted as an alias for hosted-libstdcxx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/mbox/"},{"id":1812,"url":"https://patchwork.plctlab.org/api/1.2/patches/1812/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/","msgid":"<20221007122659.274CA13A3D@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-07T12:26:56","name":"tree-optimization/107153 - autopar SSA update issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/mbox/"},{"id":1813,"url":"https://patchwork.plctlab.org/api/1.2/patches/1813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/","msgid":"<44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org>","list_archive_url":null,"date":"2022-10-07T12:27:40","name":"c++: Lambda context mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/mbox/"},{"id":1814,"url":"https://patchwork.plctlab.org/api/1.2/patches/1814/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/","msgid":"<20221007132828.335317-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-07T13:28:29","name":"[v3] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1815,"url":"https://patchwork.plctlab.org/api/1.2/patches/1815/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/","msgid":"<20221007134901.5078-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-07T13:49:01","name":"doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/mbox/"},{"id":1816,"url":"https://patchwork.plctlab.org/api/1.2/patches/1816/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/","msgid":"<7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org>","list_archive_url":null,"date":"2022-10-07T14:22:18","name":"libiberty: Demangle variadic template lambdas","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/mbox/"},{"id":1817,"url":"https://patchwork.plctlab.org/api/1.2/patches/1817/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/","msgid":"<798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com>","list_archive_url":null,"date":"2022-10-07T14:26:58","name":"[v5] libgomp/nvptx: Prepare for reverse-offload callback handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/mbox/"},{"id":1818,"url":"https://patchwork.plctlab.org/api/1.2/patches/1818/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/","msgid":"<20221007150952.102429-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:09:52","name":"c++ modules: ICE with bitfield member in class template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/mbox/"},{"id":1819,"url":"https://patchwork.plctlab.org/api/1.2/patches/1819/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/","msgid":"<20221007155452.1299670-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:54:52","name":"libstdc++: Allow emergency EH alloc pool size to be tuned [PR68606]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/mbox/"},{"id":1820,"url":"https://patchwork.plctlab.org/api/1.2/patches/1820/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T16:10:28","name":"[v4] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/mbox/"},{"id":1821,"url":"https://patchwork.plctlab.org/api/1.2/patches/1821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/","msgid":"<20221007164509.854924-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-07T16:45:09","name":"[committed] analyzer: extract bits from integer constants [PR105783]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/mbox/"},{"id":1822,"url":"https://patchwork.plctlab.org/api/1.2/patches/1822/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/","msgid":"<43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr>","list_archive_url":null,"date":"2022-10-07T20:26:18","name":"[v3] Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/mbox/"},{"id":1823,"url":"https://patchwork.plctlab.org/api/1.2/patches/1823/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/","msgid":"<20221007204506.cokw3lkkn5aequ5h@begin>","list_archive_url":null,"date":"2022-10-07T20:45:06","name":"[PATCHv2] libstdc++: Mark pieces of gnu-linux/os_support.h linux-specific","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/mbox/"},{"id":1824,"url":"https://patchwork.plctlab.org/api/1.2/patches/1824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:08:22","name":"[v4] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/mbox/"},{"id":1825,"url":"https://patchwork.plctlab.org/api/1.2/patches/1825/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:26:03","name":"[v5] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/mbox/"},{"id":1826,"url":"https://patchwork.plctlab.org/api/1.2/patches/1826/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/","msgid":"<20221008002758.3749441-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-08T00:27:58","name":"[pushed] c++: track whether we expect a TARGET_EXPR to be elided","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/mbox/"},{"id":1835,"url":"https://patchwork.plctlab.org/api/1.2/patches/1835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/","msgid":"<5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-08T21:18:04","name":"preprocessor: Fix tracking of system header state [PR60014, PR60723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/mbox/"},{"id":1837,"url":"https://patchwork.plctlab.org/api/1.2/patches/1837/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/","msgid":"<20221009114049.29943-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:48","name":"[committed] pru: Optimize DI shifts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/mbox/"},{"id":1838,"url":"https://patchwork.plctlab.org/api/1.2/patches/1838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/","msgid":"<20221009114049.29943-2-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:49","name":"[committed] pru: Add cbranchdi4 pattern","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/mbox/"},{"id":1839,"url":"https://patchwork.plctlab.org/api/1.2/patches/1839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/","msgid":"","list_archive_url":null,"date":"2022-10-09T18:57:06","name":"Fortran: fix check of polymorphic elements in data transfers [PR100971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/mbox/"},{"id":1840,"url":"https://patchwork.plctlab.org/api/1.2/patches/1840/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T21:51:34","name":"[v4,1/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1841,"url":"https://patchwork.plctlab.org/api/1.2/patches/1841/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/","msgid":"<8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:35","name":"[v4,2/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1843,"url":"https://patchwork.plctlab.org/api/1.2/patches/1843/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/","msgid":"<2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:36","name":"[v4,3/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1842,"url":"https://patchwork.plctlab.org/api/1.2/patches/1842/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/","msgid":"<3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:37","name":"[v4,4/4] OpenMP/OpenACC: Unordered/non-constant component offset struct mapping","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/mbox/"},{"id":1846,"url":"https://patchwork.plctlab.org/api/1.2/patches/1846/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/","msgid":"<20221010012601.2741373-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-10T01:26:01","name":"[x86] Fix unrecognizable insn of cvtss2si.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/mbox/"},{"id":1847,"url":"https://patchwork.plctlab.org/api/1.2/patches/1847/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/","msgid":"<20221010072902.3669746-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:58","name":"[committed,1/5] arc: Fix enter pattern instruction'\''s offsets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/mbox/"},{"id":1848,"url":"https://patchwork.plctlab.org/api/1.2/patches/1848/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/","msgid":"<20221010072902.3669746-2-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:59","name":"[committed,2/5] arc: Remove Rcr constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/mbox/"},{"id":1850,"url":"https://patchwork.plctlab.org/api/1.2/patches/1850/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/","msgid":"<20221010072902.3669746-3-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:00","name":"[committed,3/5] arc: Remove Rcw constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/mbox/"},{"id":1851,"url":"https://patchwork.plctlab.org/api/1.2/patches/1851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/","msgid":"<20221010072902.3669746-4-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:01","name":"[committed,4/5] arc: Remove Rcq constraint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/mbox/"},{"id":1849,"url":"https://patchwork.plctlab.org/api/1.2/patches/1849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/","msgid":"<20221010072902.3669746-5-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:02","name":"[committed,5/5] arc: Remove obsolete mRcq and mRcw options.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/mbox/"},{"id":1852,"url":"https://patchwork.plctlab.org/api/1.2/patches/1852/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T07:40:14","name":"[committed] openmp, fortran: Fix up IFN_ASSUME call","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/mbox/"},{"id":1853,"url":"https://patchwork.plctlab.org/api/1.2/patches/1853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:20:38","name":"[GCC] arm: Add cde feature support for Cortex-M55 CPU.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/mbox/"},{"id":1854,"url":"https://patchwork.plctlab.org/api/1.2/patches/1854/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:54:42","name":"middle-end IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/mbox/"},{"id":1855,"url":"https://patchwork.plctlab.org/api/1.2/patches/1855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T10:07:07","name":"Require fgraphite effective target for pr107153.c test [PR107153]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/mbox/"},{"id":1856,"url":"https://patchwork.plctlab.org/api/1.2/patches/1856/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/","msgid":"<20221010110339.E9E2513479@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-10T11:03:39","name":"[RFT] Vectorization of first-order recurrences","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/mbox/"},{"id":1857,"url":"https://patchwork.plctlab.org/api/1.2/patches/1857/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/","msgid":"<20221010112005.1523979-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-10T11:20:05","name":"[committed] libstdc++: std::make_signed_t should be ill-formed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/mbox/"},{"id":1862,"url":"https://patchwork.plctlab.org/api/1.2/patches/1862/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/","msgid":"<20221010124946.154152-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:42","name":"[COMMITTED] Return non-legacy ranges in range.h.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/mbox/"},{"id":1859,"url":"https://patchwork.plctlab.org/api/1.2/patches/1859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/","msgid":"<20221010124946.154152-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:43","name":"[COMMITTED] x UNORD x should set NAN on the TRUE side (and !NAN on the FALSE side).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/mbox/"},{"id":1858,"url":"https://patchwork.plctlab.org/api/1.2/patches/1858/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/","msgid":"<20221010124946.154152-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:44","name":"[COMMITTED] The true side of x != x should set NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/mbox/"},{"id":1861,"url":"https://patchwork.plctlab.org/api/1.2/patches/1861/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/","msgid":"<20221010124946.154152-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:45","name":"[COMMITTED] Add frange::maybe_isnan (bool sign).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/mbox/"},{"id":1860,"url":"https://patchwork.plctlab.org/api/1.2/patches/1860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/","msgid":"<20221010124946.154152-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:46","name":"[COMMITTED] Make range-op-float entries public.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/mbox/"},{"id":1863,"url":"https://patchwork.plctlab.org/api/1.2/patches/1863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/","msgid":"<20221010131315.13580-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:13:15","name":"[committed] RISC-V: Add newline to the end of file [NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/mbox/"},{"id":1864,"url":"https://patchwork.plctlab.org/api/1.2/patches/1864/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/","msgid":"<20221010131418.13632-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:18","name":"[committed] RISC-V: Adjust testcase for rvv/base/user-1.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/mbox/"},{"id":1865,"url":"https://patchwork.plctlab.org/api/1.2/patches/1865/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/","msgid":"<20221010131436.13678-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:36","name":"[committed] RISC-V: Add riscv_vector.h wrapper in testsuite to prevent pull in stdint.h from C library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/mbox/"},{"id":1866,"url":"https://patchwork.plctlab.org/api/1.2/patches/1866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134322.169275-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:43:22","name":"RISC-V: Add missing vsetvl instruction type.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1867,"url":"https://patchwork.plctlab.org/api/1.2/patches/1867/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134928.171673-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:49:28","name":"RISC-V: move struct vector_type_info from *.h to *.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1868,"url":"https://patchwork.plctlab.org/api/1.2/patches/1868/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/","msgid":"<20221010135721.173181-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:57:21","name":"RISC-V: move struct vector_type_info from *.h to *.cc and change \"user_name\" into \"name\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1869,"url":"https://patchwork.plctlab.org/api/1.2/patches/1869/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/","msgid":"<20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-10T14:11:41","name":"[RFC] Add support for vectors in comparisons (like the C++ frontend does)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1870,"url":"https://patchwork.plctlab.org/api/1.2/patches/1870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/","msgid":"<87fsfviww8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-10T14:19:35","name":"Restore default '\''sorry'\'' '\''TARGET_ASM_CONSTRUCTOR'\'', '\''TARGET_ASM_DESTRUCTOR'\'' (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1876,"url":"https://patchwork.plctlab.org/api/1.2/patches/1876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"1/19 modula2 front end: changes outside gcc/m2, libgm2 and gcc/testsuite.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/mbox/"},{"id":1874,"url":"https://patchwork.plctlab.org/api/1.2/patches/1874/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"2/19 modula2 front end: Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/mbox/"},{"id":1882,"url":"https://patchwork.plctlab.org/api/1.2/patches/1882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"4/19 modula2 front end: libgm2/libm2pim contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/mbox/"},{"id":1872,"url":"https://patchwork.plctlab.org/api/1.2/patches/1872/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"3/19 modula2 front end: gm2 driver files.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/mbox/"},{"id":1871,"url":"https://patchwork.plctlab.org/api/1.2/patches/1871/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"7/19 modula2 front end: libgm2/libm2log contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/mbox/"},{"id":1873,"url":"https://patchwork.plctlab.org/api/1.2/patches/1873/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"6/19 modula2 front end: libgm2/libm2min contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/mbox/"},{"id":1881,"url":"https://patchwork.plctlab.org/api/1.2/patches/1881/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"5/19 modula2 front end: libgm2/libm2iso contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/mbox/"},{"id":1875,"url":"https://patchwork.plctlab.org/api/1.2/patches/1875/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"8/19 modula2 front end: libgm2 contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/mbox/"},{"id":1877,"url":"https://patchwork.plctlab.org/api/1.2/patches/1877/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"9/19 modula2 front end: plugin source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/mbox/"},{"id":1884,"url":"https://patchwork.plctlab.org/api/1.2/patches/1884/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"10/19 modula2 front end: gimple interface header files *.h and *.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/mbox/"},{"id":1883,"url":"https://patchwork.plctlab.org/api/1.2/patches/1883/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"11/19 modula2 front end: gimple interface *[a-d]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/mbox/"},{"id":1887,"url":"https://patchwork.plctlab.org/api/1.2/patches/1887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:23","name":"12/19 modula2 front end: gimple interface *[e-f]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/mbox/"},{"id":1879,"url":"https://patchwork.plctlab.org/api/1.2/patches/1879/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"14/19 modula2 front end: gimple interface remainder","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/mbox/"},{"id":1878,"url":"https://patchwork.plctlab.org/api/1.2/patches/1878/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"13/19 modula2 front end: gimple interface *[g-m]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/mbox/"},{"id":1885,"url":"https://patchwork.plctlab.org/api/1.2/patches/1885/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"16/19 modula2 front end: bootstrap and documentation tools","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/mbox/"},{"id":1886,"url":"https://patchwork.plctlab.org/api/1.2/patches/1886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"15/19 modula2 front end: cc1gm2 additional non modula2 source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/mbox/"},{"id":1880,"url":"https://patchwork.plctlab.org/api/1.2/patches/1880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:26","name":"17/19 modula2 front end: dejagnu expect library scripts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/mbox/"},{"id":1888,"url":"https://patchwork.plctlab.org/api/1.2/patches/1888/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/","msgid":"<20221010185829.312666-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T18:58:29","name":"Avoid calling tracer.trailer() twice.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/mbox/"},{"id":1889,"url":"https://patchwork.plctlab.org/api/1.2/patches/1889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T19:18:01","name":"[v5] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/mbox/"},{"id":1891,"url":"https://patchwork.plctlab.org/api/1.2/patches/1891/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:27:29","name":"Go patch committed: Only build thunk struct type when needed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/mbox/"},{"id":1892,"url":"https://patchwork.plctlab.org/api/1.2/patches/1892/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:46:29","name":"Go patch committed: Treat S(\"\") as a string constant","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/mbox/"},{"id":1896,"url":"https://patchwork.plctlab.org/api/1.2/patches/1896/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T00:36:59","name":"[ICE] Fix for PR107193.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1898,"url":"https://patchwork.plctlab.org/api/1.2/patches/1898/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/","msgid":"<20221011025113.624107-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T02:51:13","name":"libstdc++: Implement ranges::repeat_view from P2474R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/mbox/"},{"id":1899,"url":"https://patchwork.plctlab.org/api/1.2/patches/1899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T04:46:35","name":"[committed,PR,rtl-optimization/107182] Clear EDGE_CROSSING for jump->ret optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/mbox/"},{"id":1900,"url":"https://patchwork.plctlab.org/api/1.2/patches/1900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/","msgid":"<20221011044820.312228-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T04:48:20","name":"RISC-V: Move function place to make it looks better.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1901,"url":"https://patchwork.plctlab.org/api/1.2/patches/1901/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/","msgid":"<20221011061521.65729-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:15:21","name":"RISC-V: Refine register_builtin_types function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1902,"url":"https://patchwork.plctlab.org/api/1.2/patches/1902/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062159.69697-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:21:59","name":"RISC-V: Clang-format add_vector_attribute function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1903,"url":"https://patchwork.plctlab.org/api/1.2/patches/1903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062333.70907-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:23:33","name":"RISC-V: Remove TUPLE size macro define.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1904,"url":"https://patchwork.plctlab.org/api/1.2/patches/1904/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063156.115984-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:31:56","name":"RISC-V: Refine riscv-vector-builtins.o include files and makefile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1905,"url":"https://patchwork.plctlab.org/api/1.2/patches/1905/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063627.131177-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:36:27","name":"RISC-V: Clang-format vector_type_index.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1906,"url":"https://patchwork.plctlab.org/api/1.2/patches/1906/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/","msgid":"<746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz>","list_archive_url":null,"date":"2022-10-11T06:54:25","name":"[(pushed)] ranger: add override keyword","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/mbox/"},{"id":1907,"url":"https://patchwork.plctlab.org/api/1.2/patches/1907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T07:38:48","name":"[PATCH-1,rs6000] Generate permute index directly for little endian target [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/mbox/"},{"id":1908,"url":"https://patchwork.plctlab.org/api/1.2/patches/1908/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/","msgid":"<20221011080316.1778261-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-11T08:03:16","name":"[x86] Add define_insn_and_split to support general version of \"kxnor\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/mbox/"},{"id":1909,"url":"https://patchwork.plctlab.org/api/1.2/patches/1909/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/","msgid":"<20221011083137.336470-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T08:31:37","name":"[COMMITTED,PR107195] Set range to zero when nonzero mask is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/mbox/"},{"id":1913,"url":"https://patchwork.plctlab.org/api/1.2/patches/1913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/","msgid":"<45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:03","name":"[committed,1/6] amdgcn: add multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1910,"url":"https://patchwork.plctlab.org/api/1.2/patches/1910/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/","msgid":"<0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:04","name":"[committed,2/6] amdgcn: Resolve insn conditions at compile time","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1911,"url":"https://patchwork.plctlab.org/api/1.2/patches/1911/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/","msgid":"<5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:05","name":"[committed,3/6] amdgcn: Add vec_extract for partial vectors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1912,"url":"https://patchwork.plctlab.org/api/1.2/patches/1912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/","msgid":"<769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:06","name":"[committed,4/6] amdgcn: vec_init for multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1914,"url":"https://patchwork.plctlab.org/api/1.2/patches/1914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:07","name":"[committed,5/6] amdgcn: Add vector integer negate insn","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1915,"url":"https://patchwork.plctlab.org/api/1.2/patches/1915/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:08","name":"[committed,6/6] amdgcn: vector testsuite tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1916,"url":"https://patchwork.plctlab.org/api/1.2/patches/1916/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/","msgid":"<20221011111653.6CDD23857B99@sourceware.org>","list_archive_url":null,"date":"2022-10-11T11:15:24","name":"tree-optimization/107212 - SLP reduction of reduction paths","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/mbox/"},{"id":1917,"url":"https://patchwork.plctlab.org/api/1.2/patches/1917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/","msgid":"<84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org>","list_archive_url":null,"date":"2022-10-11T11:41:02","name":"libiberty: Demangling '\''M'\'' prefixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/mbox/"},{"id":1918,"url":"https://patchwork.plctlab.org/api/1.2/patches/1918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1919,"url":"https://patchwork.plctlab.org/api/1.2/patches/1919/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:03","name":"[2/2] gcov: test line count for label in then/else block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1920,"url":"https://patchwork.plctlab.org/api/1.2/patches/1920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:33:23","name":"c++: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/mbox/"},{"id":1921,"url":"https://patchwork.plctlab.org/api/1.2/patches/1921/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:36:48","name":"middle-end, v2: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/mbox/"},{"id":1922,"url":"https://patchwork.plctlab.org/api/1.2/patches/1922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/","msgid":"<20221011135136.369644-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:33","name":"[COMMITTED] Move TRUE case first in range-op.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/mbox/"},{"id":1923,"url":"https://patchwork.plctlab.org/api/1.2/patches/1923/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/","msgid":"<20221011135136.369644-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:34","name":"[COMMITTED] Share common ordered comparison code with UN*_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/mbox/"},{"id":1925,"url":"https://patchwork.plctlab.org/api/1.2/patches/1925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/","msgid":"<20221011135136.369644-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:35","name":"[COMMITTED] Implement op1_range operators for unordered comparisons.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/mbox/"},{"id":1924,"url":"https://patchwork.plctlab.org/api/1.2/patches/1924/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/","msgid":"<20221011135136.369644-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:36","name":"[COMMITTED] Implement ABS_EXPR operator for frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/mbox/"},{"id":1926,"url":"https://patchwork.plctlab.org/api/1.2/patches/1926/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/","msgid":"<20221011153507.784631-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T15:35:07","name":"c++ modules: ICE with templated friend and std namespace [PR100134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/mbox/"},{"id":1927,"url":"https://patchwork.plctlab.org/api/1.2/patches/1927/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/","msgid":"<20221011165750.328974-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T16:57:50","name":"testsuite: Only run -fcf-protection test on i?86/x86_64 [PR107213]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/mbox/"},{"id":1930,"url":"https://patchwork.plctlab.org/api/1.2/patches/1930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/","msgid":"","list_archive_url":null,"date":"2022-10-11T18:47:56","name":"Fortran: check types of source expressions before conversion [PR107215]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/mbox/"},{"id":1931,"url":"https://patchwork.plctlab.org/api/1.2/patches/1931/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/","msgid":"<20221011200003.695682-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T20:00:03","name":"c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/mbox/"},{"id":1932,"url":"https://patchwork.plctlab.org/api/1.2/patches/1932/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/","msgid":"","list_archive_url":null,"date":"2022-10-11T20:23:01","name":"Fortran: check types of operands of arithmetic binary operations [PR107217]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/mbox/"},{"id":1933,"url":"https://patchwork.plctlab.org/api/1.2/patches/1933/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/","msgid":"<20221011210156.7710-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:54","name":"[v2,1/3] doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/mbox/"},{"id":1935,"url":"https://patchwork.plctlab.org/api/1.2/patches/1935/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/","msgid":"<20221011210156.7710-3-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:55","name":"[v2,2/3] doc: -falign-functions is ignored under -Os","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/mbox/"},{"id":1934,"url":"https://patchwork.plctlab.org/api/1.2/patches/1934/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/","msgid":"<20221011210156.7710-4-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:56","name":"[v2,3/3] doc: -falign-functions is ignored for cold/size-optimized functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/mbox/"},{"id":1936,"url":"https://patchwork.plctlab.org/api/1.2/patches/1936/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/","msgid":"<20221011215831.67154-1-iain@sandoe.co.uk>","list_archive_url":null,"date":"2022-10-11T21:58:31","name":"coroutines: Use cp_build_init_expr consistently.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/mbox/"},{"id":1937,"url":"https://patchwork.plctlab.org/api/1.2/patches/1937/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/","msgid":"<2257020.ElGaqSPkdT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:42:30","name":"[Ada] Enable support for atomic primitives on SPARC/Linux","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/mbox/"},{"id":1938,"url":"https://patchwork.plctlab.org/api/1.2/patches/1938/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/","msgid":"<1908900.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:57:58","name":"Fix emit_group_store regression on big-endian","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/mbox/"},{"id":1939,"url":"https://patchwork.plctlab.org/api/1.2/patches/1939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/","msgid":"<20221012014236.301092-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-12T01:42:36","name":"RISC-V: Add new line at end of file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1940,"url":"https://patchwork.plctlab.org/api/1.2/patches/1940/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/","msgid":"<20221012025945.578-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T02:59:45","name":"Remove AVX512_VP2INTERSECT from PTA_SAPPHIRERAPIDS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/mbox/"},{"id":1942,"url":"https://patchwork.plctlab.org/api/1.2/patches/1942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/","msgid":"<20221012031605.2071672-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-12T03:16:06","name":"LoongArch: Fixed a bug in the loongarch architecture of libitm package.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/mbox/"},{"id":1943,"url":"https://patchwork.plctlab.org/api/1.2/patches/1943/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/","msgid":"<20221012064820.151529-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T06:48:20","name":"[V4] rs6000: cannot_force_const_mem for HIGH code rtx[PR106460]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/mbox/"},{"id":1945,"url":"https://patchwork.plctlab.org/api/1.2/patches/1945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/","msgid":"<20221012065050.412900-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:46","name":"[COMMITTED] Add default relation_kind to floating point range-op entries.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/mbox/"},{"id":1948,"url":"https://patchwork.plctlab.org/api/1.2/patches/1948/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/","msgid":"<20221012065050.412900-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:47","name":"[COMMITTED] Add an frange(type) constructor analogous to the irange version.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/mbox/"},{"id":1946,"url":"https://patchwork.plctlab.org/api/1.2/patches/1946/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/","msgid":"<20221012065050.412900-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:48","name":"[COMMITTED] Disable tree to bool conversion in frange::update_nan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/mbox/"},{"id":1944,"url":"https://patchwork.plctlab.org/api/1.2/patches/1944/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/","msgid":"<20221012065050.412900-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:49","name":"[COMMITTED] Add method to query the sign of a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/mbox/"},{"id":1947,"url":"https://patchwork.plctlab.org/api/1.2/patches/1947/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/","msgid":"<20221012065050.412900-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:50","name":"[COMMITTED] Add stubs for floating point range-op tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/mbox/"},{"id":1949,"url":"https://patchwork.plctlab.org/api/1.2/patches/1949/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/","msgid":"<6fb389c8-a541-ed41-1786-6325decae530@suse.cz>","list_archive_url":null,"date":"2022-10-12T07:32:30","name":"[(pushed)] regenerate configure files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/mbox/"},{"id":1950,"url":"https://patchwork.plctlab.org/api/1.2/patches/1950/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/","msgid":"<20221012075014.2922-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T07:50:14","name":"MAINTAINERS: Add myself for write after approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/mbox/"},{"id":1951,"url":"https://patchwork.plctlab.org/api/1.2/patches/1951/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/","msgid":"<63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T08:12:21","name":"[v2] rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/mbox/"},{"id":1952,"url":"https://patchwork.plctlab.org/api/1.2/patches/1952/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T08:23:50","name":"machmode: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/mbox/"},{"id":1953,"url":"https://patchwork.plctlab.org/api/1.2/patches/1953/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/","msgid":"<75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz>","list_archive_url":null,"date":"2022-10-12T08:52:47","name":"[COMMITTED] gcov: rename gcov_write_summary","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/mbox/"},{"id":1954,"url":"https://patchwork.plctlab.org/api/1.2/patches/1954/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-12T10:16:19","name":"Add condition coverage profiling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1955,"url":"https://patchwork.plctlab.org/api/1.2/patches/1955/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T11:07:34","name":"machmode, v2: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/mbox/"},{"id":1956,"url":"https://patchwork.plctlab.org/api/1.2/patches/1956/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/","msgid":"<20221012115252.1881060-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-12T11:52:52","name":"libgcc: Quote variable in Makefile.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/mbox/"},{"id":1957,"url":"https://patchwork.plctlab.org/api/1.2/patches/1957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T14:05:32","name":"libgomp: Add offload_device_gcn check, add requires-4a.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/mbox/"},{"id":1958,"url":"https://patchwork.plctlab.org/api/1.2/patches/1958/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/","msgid":"<20221012142300.16833-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-10-12T14:23:00","name":"LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/mbox/"},{"id":1959,"url":"https://patchwork.plctlab.org/api/1.2/patches/1959/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/","msgid":"<20221012153752.427563-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-12T15:37:52","name":"[pushed] c++: defer all consteval in default args [DR2631]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/mbox/"},{"id":1960,"url":"https://patchwork.plctlab.org/api/1.2/patches/1960/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:27:34","name":"[v2] c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/mbox/"},{"id":1961,"url":"https://patchwork.plctlab.org/api/1.2/patches/1961/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:51:23","name":"[committed] libgomp: Fix up creation of artificial teams","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/mbox/"},{"id":1962,"url":"https://patchwork.plctlab.org/api/1.2/patches/1962/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:52:15","name":"[committed] libgomp: Add omp_in_explicit_task support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/mbox/"},{"id":1963,"url":"https://patchwork.plctlab.org/api/1.2/patches/1963/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:53:01","name":"[committed] libgomp: Fix up OpenMP 5.2 feature bullet","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/mbox/"},{"id":1965,"url":"https://patchwork.plctlab.org/api/1.2/patches/1965/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/","msgid":"<3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com>","list_archive_url":null,"date":"2022-10-12T17:29:02","name":"vect: Don'\''t pattern match BITFIELD_REF'\''s of non-integrals [PR107226]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/mbox/"},{"id":1964,"url":"https://patchwork.plctlab.org/api/1.2/patches/1964/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T17:29:07","name":"ifcvt: Fix bitpos calculation in bitfield lowering [PR107229]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/mbox/"},{"id":1966,"url":"https://patchwork.plctlab.org/api/1.2/patches/1966/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/","msgid":"<20221012182748.424078-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T18:27:49","name":"[COMMITTED] Add range-op entry for floating point NEGATE_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/mbox/"},{"id":1967,"url":"https://patchwork.plctlab.org/api/1.2/patches/1967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/","msgid":"<1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com>","list_archive_url":null,"date":"2022-10-12T19:23:46","name":"xtensa: Add workaround for pSRAM cache issue in ESP32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/mbox/"},{"id":1968,"url":"https://patchwork.plctlab.org/api/1.2/patches/1968/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:38:59","name":"[wwwdocs] porting_to: Two-stage overload resolution for implicit move removed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/mbox/"},{"id":1969,"url":"https://patchwork.plctlab.org/api/1.2/patches/1969/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:45:41","name":"Fortran: simplify array constructors with typespec [PR93483, PR107216, PR107219]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/mbox/"},{"id":1970,"url":"https://patchwork.plctlab.org/api/1.2/patches/1970/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/","msgid":"<20221012194734.85319-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-12T19:47:35","name":"libstdc++: respect with-{headers, newlib} for default hosted value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/mbox/"},{"id":1971,"url":"https://patchwork.plctlab.org/api/1.2/patches/1971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/","msgid":"<8266b5be-256c-4be2-84db-3a880e849d41@gmail.com>","list_archive_url":null,"date":"2022-10-12T20:18:37","name":"PR 107189 Remove useless _Alloc_node","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/mbox/"},{"id":1972,"url":"https://patchwork.plctlab.org/api/1.2/patches/1972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-13T01:14:35","name":"[committed] c: Do not use *_IS_IEC_60559 == 2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/mbox/"},{"id":1973,"url":"https://patchwork.plctlab.org/api/1.2/patches/1973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/","msgid":"<20221013031009.60175-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:10:09","name":"Optimize indentical permuation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/mbox/"},{"id":1974,"url":"https://patchwork.plctlab.org/api/1.2/patches/1974/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/","msgid":"<20221013031518.66289-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:15:18","name":"Optimize identical permutation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/mbox/"},{"id":1975,"url":"https://patchwork.plctlab.org/api/1.2/patches/1975/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T06:50:40","name":"middle-end, v3: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/mbox/"},{"id":1995,"url":"https://patchwork.plctlab.org/api/1.2/patches/1995/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-13T09:37:47","name":"[DOCS] Python Language Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/mbox/"},{"id":2016,"url":"https://patchwork.plctlab.org/api/1.2/patches/2016/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013110318.34FB413AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T11:03:17","name":"Diagnose return statement in match.pd (with { ... } expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2033,"url":"https://patchwork.plctlab.org/api/1.2/patches/2033/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/","msgid":"<3194055.aeNJFYEL58@fomalhaut>","list_archive_url":null,"date":"2022-10-13T12:06:15","name":"Fix bogus -Wstringop-overflow warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/mbox/"},{"id":2037,"url":"https://patchwork.plctlab.org/api/1.2/patches/2037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/","msgid":"<20221013121701.473585-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:17:01","name":"[COMMITTED] Add op1_op2_relation for float operands.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/mbox/"},{"id":2040,"url":"https://patchwork.plctlab.org/api/1.2/patches/2040/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/","msgid":"<20221013123649.474497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:36:49","name":"[PR24021] Implement PLUS_EXPR range-op entry for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/mbox/"},{"id":2049,"url":"https://patchwork.plctlab.org/api/1.2/patches/2049/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131632.1017D13AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:16:31","name":"tree-optimization/107160 - avoid reusing multiple accumulators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2052,"url":"https://patchwork.plctlab.org/api/1.2/patches/2052/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131957.8C67013AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:19:56","name":"tree-optimization/107247 - reduce SLP reduction accumulator","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2057,"url":"https://patchwork.plctlab.org/api/1.2/patches/2057/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/","msgid":"<20221013140152.29237-1-shiyulong@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-13T14:01:52","name":"[V1] RISC-V: Fix a redefinition bug for the fd-4.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/mbox/"},{"id":2061,"url":"https://patchwork.plctlab.org/api/1.2/patches/2061/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/","msgid":"<79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz>","list_archive_url":null,"date":"2022-10-13T14:25:52","name":"use proper DECL_INITIAL for VTV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/mbox/"},{"id":2073,"url":"https://patchwork.plctlab.org/api/1.2/patches/2073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/","msgid":"<8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:29","name":"[COMMITTED,1/4] Add partial equivalence support to the relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/mbox/"},{"id":2074,"url":"https://patchwork.plctlab.org/api/1.2/patches/2074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/","msgid":"<70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:55","name":"[COMMITTED,2/4] Add equivalence iterator to relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/mbox/"},{"id":2076,"url":"https://patchwork.plctlab.org/api/1.2/patches/2076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T15:31:23","name":"[COMMITTED,3/4] Add partial equivalence recognition to cast and bitwise and.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/mbox/"},{"id":2075,"url":"https://patchwork.plctlab.org/api/1.2/patches/2075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/","msgid":"<8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:31:40","name":"[COMMITTED,4/4] PR tree-optimization/102540 - propagate partial equivs in the cache.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/mbox/"},{"id":2077,"url":"https://patchwork.plctlab.org/api/1.2/patches/2077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/","msgid":"<20221013153921.3795800-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:39:21","name":"c++ modules: verify_type failure with typedef enum [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/mbox/"},{"id":2091,"url":"https://patchwork.plctlab.org/api/1.2/patches/2091/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:40:35","name":"c++, v2: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/mbox/"},{"id":2094,"url":"https://patchwork.plctlab.org/api/1.2/patches/2094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:45:28","name":"c++: Excess precision for ? int : float or int == float [PR107097, PR82071, PR87390]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/mbox/"},{"id":2095,"url":"https://patchwork.plctlab.org/api/1.2/patches/2095/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:50:51","name":"middle-end, c++, i386, libgcc, v2: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/mbox/"},{"id":2099,"url":"https://patchwork.plctlab.org/api/1.2/patches/2099/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/","msgid":"<8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com>","list_archive_url":null,"date":"2022-10-13T17:02:06","name":"testsuite: Fix failure in test pr105586.c [PR107171]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/mbox/"},{"id":2242,"url":"https://patchwork.plctlab.org/api/1.2/patches/2242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T18:10:47","name":"libgomp: Add Fortran testcases for omp_in_explicit_task","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/mbox/"},{"id":2343,"url":"https://patchwork.plctlab.org/api/1.2/patches/2343/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/","msgid":"<20221013190427.181432-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T19:04:27","name":"c++ modules: ICE with dynamic_cast [PR106304]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/mbox/"},{"id":2353,"url":"https://patchwork.plctlab.org/api/1.2/patches/2353/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/","msgid":"<20221013201332.1157829-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"[committed] analyzer: fix ICE introduced in r13-3168 [PR107210]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/mbox/"},{"id":2447,"url":"https://patchwork.plctlab.org/api/1.2/patches/2447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-13T23:56:03","name":"Always enable LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/mbox/"},{"id":2463,"url":"https://patchwork.plctlab.org/api/1.2/patches/2463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T02:19:37","name":"[committed] c: C2x storage class specifiers in compound literals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/mbox/"},{"id":2465,"url":"https://patchwork.plctlab.org/api/1.2/patches/2465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/","msgid":"<20221014023219.1395533-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-14T02:32:20","name":"[v2] LoongArch: Optimize the implementation of stack check.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/mbox/"},{"id":2480,"url":"https://patchwork.plctlab.org/api/1.2/patches/2480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/","msgid":"<20221014031748.55813-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-14T03:17:48","name":"rs6000: Enable const_anchor for '\''addi'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/mbox/"},{"id":2530,"url":"https://patchwork.plctlab.org/api/1.2/patches/2530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/","msgid":"<20221014062821.BE43833EEA@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T06:28:16","name":"[committed] wwwdocs: *: Consistently format around ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/mbox/"},{"id":2550,"url":"https://patchwork.plctlab.org/api/1.2/patches/2550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:57","name":"[1/2] Initial Raptorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/mbox/"},{"id":2549,"url":"https://patchwork.plctlab.org/api/1.2/patches/2549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:58","name":"[2/2] Initial Meteorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/mbox/"},{"id":2553,"url":"https://patchwork.plctlab.org/api/1.2/patches/2553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:40","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/mbox/"},{"id":2556,"url":"https://patchwork.plctlab.org/api/1.2/patches/2556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:41","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/mbox/"},{"id":2554,"url":"https://patchwork.plctlab.org/api/1.2/patches/2554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:42","name":"[3/6] i386: Add intrinsic for vector __bf16","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/mbox/"},{"id":2559,"url":"https://patchwork.plctlab.org/api/1.2/patches/2559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:43","name":"[4/6] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/mbox/"},{"id":2558,"url":"https://patchwork.plctlab.org/api/1.2/patches/2558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:44","name":"[5/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/mbox/"},{"id":2555,"url":"https://patchwork.plctlab.org/api/1.2/patches/2555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:45","name":"[6/6] Initial Sierra Forest Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/mbox/"},{"id":2563,"url":"https://patchwork.plctlab.org/api/1.2/patches/2563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/","msgid":"<20221014075843.8074-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:58:43","name":"Support Intel AMX-FP16 ISA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/mbox/"},{"id":2571,"url":"https://patchwork.plctlab.org/api/1.2/patches/2571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:44","name":"[1/3] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/mbox/"},{"id":2570,"url":"https://patchwork.plctlab.org/api/1.2/patches/2570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:45","name":"[2/3] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/mbox/"},{"id":2583,"url":"https://patchwork.plctlab.org/api/1.2/patches/2583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:05","name":"[1/2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/mbox/"},{"id":2582,"url":"https://patchwork.plctlab.org/api/1.2/patches/2582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:06","name":"[2/2] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/mbox/"},{"id":2600,"url":"https://patchwork.plctlab.org/api/1.2/patches/2600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/","msgid":"<20221014091135.2477155-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T09:11:35","name":"[committed] libstdc++: Use markdown in Doxygen comment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/mbox/"},{"id":2629,"url":"https://patchwork.plctlab.org/api/1.2/patches/2629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/","msgid":"<20221014095120.D070313A4A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-14T09:51:20","name":"tree-optimization/107254 - check and support live lanes from permutes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/mbox/"},{"id":2634,"url":"https://patchwork.plctlab.org/api/1.2/patches/2634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/","msgid":"<2850050.e9J7NaK4W3@fomalhaut>","list_archive_url":null,"date":"2022-10-14T10:00:44","name":"[SPARC] Fix PR target/107248","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/mbox/"},{"id":2635,"url":"https://patchwork.plctlab.org/api/1.2/patches/2635/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/","msgid":"<20221014100316.568795-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T10:03:16","name":"[COMMITTED] Add cases for CFN_BUILT_IN_SIGNBIT[FL].","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/mbox/"},{"id":2653,"url":"https://patchwork.plctlab.org/api/1.2/patches/2653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/","msgid":"<3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-14T11:06:08","name":"xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/mbox/"},{"id":2696,"url":"https://patchwork.plctlab.org/api/1.2/patches/2696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/","msgid":"<20221014133856.3388109-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:55","name":"[og12] amdgcn: Use FLAT addressing for all functions with pointer arguments","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/mbox/"},{"id":2697,"url":"https://patchwork.plctlab.org/api/1.2/patches/2697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/","msgid":"<20221014133856.3388109-2-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:56","name":"[og12] OpenACC: Don'\''t gang-privatize artificial variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/mbox/"},{"id":2703,"url":"https://patchwork.plctlab.org/api/1.2/patches/2703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/","msgid":"<20221014142652.671475-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:50","name":"[COMMITTED] Drop -0.0 in frange::set() for !HONOR_SIGNED_ZEROS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/mbox/"},{"id":2702,"url":"https://patchwork.plctlab.org/api/1.2/patches/2702/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/","msgid":"<20221014142652.671475-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:51","name":"[COMMITTED] Normalize ranges over the range for both bounds when -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/mbox/"},{"id":2704,"url":"https://patchwork.plctlab.org/api/1.2/patches/2704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/","msgid":"<20221014142652.671475-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:52","name":"[COMMITTED] Replace CFN_BUILTIN_SIGNBIT* cases with CASE_FLT_FN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/mbox/"},{"id":2705,"url":"https://patchwork.plctlab.org/api/1.2/patches/2705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/","msgid":"<20221014143047.672008-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:30:47","name":"Check rvc_normal in real_isdenormal.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/mbox/"},{"id":2714,"url":"https://patchwork.plctlab.org/api/1.2/patches/2714/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/","msgid":"<20221014143602.2512815-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:02","name":"[committed] libstdc++: Simplify print_raw function for debug assertions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/mbox/"},{"id":2715,"url":"https://patchwork.plctlab.org/api/1.2/patches/2715/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/","msgid":"<20221014143655.2512929-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:55","name":"[committed] libstdc++: Disable all emergency EH pool code if obj-count == 0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/mbox/"},{"id":2724,"url":"https://patchwork.plctlab.org/api/1.2/patches/2724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/","msgid":"<20221014150851.677560-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T15:08:51","name":"Implement range-op entry for __builtin_copysign.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/mbox/"},{"id":2754,"url":"https://patchwork.plctlab.org/api/1.2/patches/2754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T16:38:09","name":"[committed] gfortran.dg/c-interop/deferred-character-2.f90: Fix dg-do","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/mbox/"},{"id":2756,"url":"https://patchwork.plctlab.org/api/1.2/patches/2756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/","msgid":"<874jw6mk1s.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-14T16:44:47","name":"libgcc: Move cfa_how into potential padding in struct frame_state_reg_info","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/mbox/"},{"id":2757,"url":"https://patchwork.plctlab.org/api/1.2/patches/2757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/","msgid":"<20221014170018.892575-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-14T17:00:18","name":"c++ modules: streaming constexpr_fundef [PR101449]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/mbox/"},{"id":2759,"url":"https://patchwork.plctlab.org/api/1.2/patches/2759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T17:04:06","name":"libgomp: fix hang on fatal error","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/mbox/"},{"id":2784,"url":"https://patchwork.plctlab.org/api/1.2/patches/2784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/","msgid":"<20221014180945.697F933E53@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T18:09:38","name":"[committed] wwwdocs: *: Omit trailing slash for CSS references","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/mbox/"},{"id":2859,"url":"https://patchwork.plctlab.org/api/1.2/patches/2859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/","msgid":"<20221014195648.8865-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-14T19:56:48","name":"[v2] RISC-V: Implement __clear_cache via __builtin___clear_cache","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/mbox/"},{"id":2833,"url":"https://patchwork.plctlab.org/api/1.2/patches/2833/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T21:18:15","name":"Fortran: Fixes for kind=4 characters strings [PR107266]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/mbox/"},{"id":2889,"url":"https://patchwork.plctlab.org/api/1.2/patches/2889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/","msgid":"<20221014230236.134044-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-14T23:02:36","name":"RISC-V: Reorganize mangle_builtin_type.[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/mbox/"},{"id":2890,"url":"https://patchwork.plctlab.org/api/1.2/patches/2890/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T23:10:11","name":"[committed] preprocessor: C2x identifier rules","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/mbox/"},{"id":2903,"url":"https://patchwork.plctlab.org/api/1.2/patches/2903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/","msgid":"<20221015035548.274704-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-15T03:55:48","name":"[v3] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":2920,"url":"https://patchwork.plctlab.org/api/1.2/patches/2920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/","msgid":"<87sfjps6kf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-15T10:51:44","name":"libstdc++: Address '\''-Wunused-function'\'' for '\''print_raw'\'' (was: [committed] libstdc++: Simplify print_raw function for debug assertions)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":2971,"url":"https://patchwork.plctlab.org/api/1.2/patches/2971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/","msgid":"<20221015202210.2687628-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:22:10","name":"[committed] libstdc++: Fix uses_allocator_construction args for cv pair (LWG 3677)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/mbox/"},{"id":2972,"url":"https://patchwork.plctlab.org/api/1.2/patches/2972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/","msgid":"<20221015202518.2687700-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:25:18","name":"[committed] libstdc++: Implement constexpr std::to_chars for C++23 (P2291R3)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/mbox/"},{"id":2979,"url":"https://patchwork.plctlab.org/api/1.2/patches/2979/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/","msgid":"<81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com>","list_archive_url":null,"date":"2022-10-16T03:41:42","name":"[committed] Fix bug in register move costing on H8/300","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/mbox/"},{"id":2998,"url":"https://patchwork.plctlab.org/api/1.2/patches/2998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:09:39","name":"builtins: Add various __builtin_*f{16,32,64,128,32x,64x,128x} builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/mbox/"},{"id":2999,"url":"https://patchwork.plctlab.org/api/1.2/patches/2999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:20:10","name":"[RFC] libstdc++, v2: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/mbox/"},{"id":3043,"url":"https://patchwork.plctlab.org/api/1.2/patches/3043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T15:04:04","name":"[committed] Rename \"Z\" constraint on H8/300 to \"Zz\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/mbox/"},{"id":3073,"url":"https://patchwork.plctlab.org/api/1.2/patches/3073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/","msgid":"<11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com>","list_archive_url":null,"date":"2022-10-16T16:51:52","name":"[committed] Add new constraints for upcoming autoinc fixes on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/mbox/"},{"id":3142,"url":"https://patchwork.plctlab.org/api/1.2/patches/3142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/","msgid":"<20221016181531.225006-1-ovpanait@gmail.com>","list_archive_url":null,"date":"2022-10-16T18:15:31","name":"microblaze: use strverscmp() in MICROBLAZE_VERSION_COMPARE()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/mbox/"},{"id":3146,"url":"https://patchwork.plctlab.org/api/1.2/patches/3146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/","msgid":"","list_archive_url":null,"date":"2022-10-16T18:46:38","name":"Fortran: check type of operands of logical operations, comparisons [PR107272]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/mbox/"},{"id":3148,"url":"https://patchwork.plctlab.org/api/1.2/patches/3148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T20:24:53","name":"Don'\''t print discriminators for -fcompare-debug.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":3199,"url":"https://patchwork.plctlab.org/api/1.2/patches/3199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/","msgid":"<20221017032429.282693-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-17T03:24:29","name":"Move scanning pass of forwprop-19.c to dse1 for r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/mbox/"},{"id":3252,"url":"https://patchwork.plctlab.org/api/1.2/patches/3252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/","msgid":"<20221017073047.117398-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T07:30:47","name":"RISC-V: Fix format[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3257,"url":"https://patchwork.plctlab.org/api/1.2/patches/3257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/","msgid":"<878rlej3o6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T07:43:37","name":"Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3271,"url":"https://patchwork.plctlab.org/api/1.2/patches/3271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/","msgid":"<20221017082043.114653-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:20:43","name":"RISC-V: Add RVV intrinsic basic framework.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3280,"url":"https://patchwork.plctlab.org/api/1.2/patches/3280/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/","msgid":"<20221017083642.184867-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:36:42","name":"RISC-V: Add RVV vsetvl/vsetvlmax intrinsics and tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3295,"url":"https://patchwork.plctlab.org/api/1.2/patches/3295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/","msgid":"<87zgdun7ja.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T09:06:33","name":"libgcc: Special-case BFD ld unwind table encodings in find_fde_tail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3408,"url":"https://patchwork.plctlab.org/api/1.2/patches/3408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/","msgid":"<875ygiirt6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T11:59:49","name":"Fix nvptx-specific '\''-foffload-options'\'' syntax in '\''libgomp.c/reverse-offload-sm30.c'\'' (was: [Patch] nvptx/mkoffload.cc: Warn instead of error when reverse offload is not possible)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3411,"url":"https://patchwork.plctlab.org/api/1.2/patches/3411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/","msgid":"<871qr6ire8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:08:47","name":"Tag '\''gcc/gimple-expr.cc:mark_addressable_2'\'' as '\''static'\'' (was: [PR67891] drop is_gimple_reg test from set_parm_rtl)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3423,"url":"https://patchwork.plctlab.org/api/1.2/patches/3423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/","msgid":"<87v8oihc0c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:26:27","name":"GCN: Restore build with GCC 4.8 (was: [committed 1/6] amdgcn: add multiple vector sizes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3434,"url":"https://patchwork.plctlab.org/api/1.2/patches/3434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/","msgid":"<87edv6mwp5.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T13:00:38","name":"libgcc: Mostly vectorize CIE encoding extraction for FDEs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3456,"url":"https://patchwork.plctlab.org/api/1.2/patches/3456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T13:25:04","name":"[COMMITTED] Don'\''t set useless relations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/mbox/"},{"id":3457,"url":"https://patchwork.plctlab.org/api/1.2/patches/3457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/","msgid":"<03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:24","name":"[COMMITTED] Fix nan updating in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/mbox/"},{"id":3458,"url":"https://patchwork.plctlab.org/api/1.2/patches/3458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/","msgid":"<0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:40","name":"[COMMITTED] Add relation_trio class for range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/mbox/"},{"id":3459,"url":"https://patchwork.plctlab.org/api/1.2/patches/3459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/","msgid":"<65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:59","name":"[COMMITTED] Add 3 floating NAN tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/mbox/"},{"id":3462,"url":"https://patchwork.plctlab.org/api/1.2/patches/3462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/","msgid":"<20221017132838.24693-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:28:38","name":"[COMMITTED] Do not test for -Inf when flag_finite_math_only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/mbox/"},{"id":3464,"url":"https://patchwork.plctlab.org/api/1.2/patches/3464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/","msgid":"<20221017133925.34686-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:39:25","name":"[COMMITTED,PR10582] Add test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/mbox/"},{"id":3484,"url":"https://patchwork.plctlab.org/api/1.2/patches/3484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/","msgid":"<20221017144437.157424-1-jwjagersma@gmail.com>","list_archive_url":null,"date":"2022-10-17T14:44:37","name":"i386: Allow setting target attribute from conditional expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/mbox/"},{"id":3572,"url":"https://patchwork.plctlab.org/api/1.2/patches/3572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T15:44:06","name":"middle-end, v4: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/mbox/"},{"id":3589,"url":"https://patchwork.plctlab.org/api/1.2/patches/3589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T16:25:56","name":"libstdc++, v3: Partial library support for std::float{16,32,64,128}_t and std::bfloat16_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/mbox/"},{"id":3590,"url":"https://patchwork.plctlab.org/api/1.2/patches/3590/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/","msgid":"<20221017162632.1085359-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T16:26:32","name":"libstdc++: Redefine __from_chars_alnum_to_val'\''s table","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/mbox/"},{"id":3648,"url":"https://patchwork.plctlab.org/api/1.2/patches/3648/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/","msgid":"<20221017180844.3492051-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-17T18:08:44","name":"d: Remove D-specific version definitions from target headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/mbox/"},{"id":3656,"url":"https://patchwork.plctlab.org/api/1.2/patches/3656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/","msgid":"<20221017185618.78502-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T18:56:18","name":"[COMMITTED] Make sure exported range for SSA post-dominates the DEF in set_global_ranges_from_unreachable_edges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/mbox/"},{"id":3696,"url":"https://patchwork.plctlab.org/api/1.2/patches/3696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/","msgid":"<20221017200926.1230070-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T20:09:26","name":"libstdc++: Implement ranges::stride_view from P1899R3","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/mbox/"},{"id":3824,"url":"https://patchwork.plctlab.org/api/1.2/patches/3824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T23:25:39","name":"[committed] Add missing splitter for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/mbox/"},{"id":3827,"url":"https://patchwork.plctlab.org/api/1.2/patches/3827/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/","msgid":"<0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:38:11","name":"[committed] Enable REE for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/mbox/"},{"id":3828,"url":"https://patchwork.plctlab.org/api/1.2/patches/3828/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/","msgid":"<3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:47:16","name":"[committed] More infrastructure to avoid bogus RTL on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/mbox/"},{"id":3832,"url":"https://patchwork.plctlab.org/api/1.2/patches/3832/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/","msgid":"<1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:55:05","name":"[committed,PR,target/101697] Fix bogus RTL on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/mbox/"},{"id":3859,"url":"https://patchwork.plctlab.org/api/1.2/patches/3859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T01:05:17","name":"[COMMITTED] PR tree-optimization/107273 - Merge partial relation precisions properly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/mbox/"},{"id":3913,"url":"https://patchwork.plctlab.org/api/1.2/patches/3913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-18T02:57:31","name":"[v2] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/mbox/"},{"id":4008,"url":"https://patchwork.plctlab.org/api/1.2/patches/4008/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018083022.2B11F139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T08:30:21","name":"tree-optimization/107301 - check if we can duplicate block before doing so","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4009,"url":"https://patchwork.plctlab.org/api/1.2/patches/4009/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/","msgid":"<0888cc2d-2040-52c3-1201-16400567300b@arm.com>","list_archive_url":null,"date":"2022-10-18T08:35:15","name":"ifcvt: Do not lower bitfields if we can'\''t analyze dr'\''s [PR107275]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/mbox/"},{"id":4043,"url":"https://patchwork.plctlab.org/api/1.2/patches/4043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/","msgid":"<20221018091050.82778-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:10:50","name":"[v2] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/mbox/"},{"id":4046,"url":"https://patchwork.plctlab.org/api/1.2/patches/4046/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/","msgid":"<20221018091727.82856-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:17:27","name":"i386: Auto vectorize sdot_prod, udot_prod with VNNIINT8 instruction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/mbox/"},{"id":4047,"url":"https://patchwork.plctlab.org/api/1.2/patches/4047/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/","msgid":"<20221018092024.84082-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:20:24","name":"[v2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/mbox/"},{"id":4055,"url":"https://patchwork.plctlab.org/api/1.2/patches/4055/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/","msgid":"<87r0z5jws2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T09:39:25","name":"libsanitizer: Avoid implicit function declaration in configure test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4065,"url":"https://patchwork.plctlab.org/api/1.2/patches/4065/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/","msgid":"<87h701jvk2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T10:05:49","name":"libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4075,"url":"https://patchwork.plctlab.org/api/1.2/patches/4075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T10:39:02","name":"[v5,1/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4077,"url":"https://patchwork.plctlab.org/api/1.2/patches/4077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/","msgid":"<8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:03","name":"[v5,2/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4074,"url":"https://patchwork.plctlab.org/api/1.2/patches/4074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/","msgid":"<80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:04","name":"[v5,3/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4076,"url":"https://patchwork.plctlab.org/api/1.2/patches/4076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/","msgid":"<83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:05","name":"[v5,4/4] OpenMP/OpenACC: Unordered/non-constant component offset runtime diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4078,"url":"https://patchwork.plctlab.org/api/1.2/patches/4078/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018104758.20724139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T10:47:57","name":"tree-optimization/107302 - fix vec_perm placement for recurrence vect","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4093,"url":"https://patchwork.plctlab.org/api/1.2/patches/4093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T11:15:08","name":"[ping,wwwdocs] Add reference to pp_format to Coding Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/mbox/"},{"id":4180,"url":"https://patchwork.plctlab.org/api/1.2/patches/4180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-18T13:48:08","name":"SRA: Limit replacement creation for accesses propagated from LHSs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/mbox/"},{"id":4185,"url":"https://patchwork.plctlab.org/api/1.2/patches/4185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T14:08:40","name":"[committed] c: C2x enums wider than int [PR36113]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/mbox/"},{"id":4187,"url":"https://patchwork.plctlab.org/api/1.2/patches/4187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/","msgid":"<87v8ohi5ng.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T14:10:43","name":"[v2] libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4191,"url":"https://patchwork.plctlab.org/api/1.2/patches/4191/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/","msgid":"<20221018141310.3139378-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T14:13:10","name":"c++ modules: stream non-trailing default targs [PR105045]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/mbox/"},{"id":4214,"url":"https://patchwork.plctlab.org/api/1.2/patches/4214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/","msgid":"<20221018151212.1523137-1-manolis.tsamis@vrull.eu>","list_archive_url":null,"date":"2022-10-18T15:12:12","name":"[v2] Enable shrink wrapping for the RISC-V target.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/mbox/"},{"id":4269,"url":"https://patchwork.plctlab.org/api/1.2/patches/4269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/","msgid":"<20221018173829.392773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-18T17:38:29","name":"c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/mbox/"},{"id":4275,"url":"https://patchwork.plctlab.org/api/1.2/patches/4275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/","msgid":"<20221018181050.1629201-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:49","name":"[1/2] c++ modules: streaming enum with no enumerators [PR102600]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/mbox/"},{"id":4276,"url":"https://patchwork.plctlab.org/api/1.2/patches/4276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/","msgid":"<20221018181050.1629201-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:50","name":"[2/2] c++ modules: always stream TYPE_MIN/MAX_VALUE for enums [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/mbox/"},{"id":4303,"url":"https://patchwork.plctlab.org/api/1.2/patches/4303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/","msgid":"<9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T19:27:04","name":"OpenMP: Fix reverse offload GOMP_TARGET_REV IFN corner cases [PR107236]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/mbox/"},{"id":4322,"url":"https://patchwork.plctlab.org/api/1.2/patches/4322/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/","msgid":"<20221018211204.0BCA533E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-18T21:12:00","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/mbox/"},{"id":4342,"url":"https://patchwork.plctlab.org/api/1.2/patches/4342/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T22:14:54","name":"pch: Fix streaming of strings with embedded null bytes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/mbox/"},{"id":4364,"url":"https://patchwork.plctlab.org/api/1.2/patches/4364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/","msgid":"<20221018232301.264776-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-18T23:23:01","name":"Canonicalize vec_perm index to make the first index come from the first vector.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/mbox/"},{"id":4365,"url":"https://patchwork.plctlab.org/api/1.2/patches/4365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T23:26:40","name":"[committed] c: Diagnose \"enum tag;\" after definition [PR107164]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/mbox/"},{"id":4421,"url":"https://patchwork.plctlab.org/api/1.2/patches/4421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/","msgid":"<31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com>","list_archive_url":null,"date":"2022-10-19T03:18:42","name":"vect: Try folding first for shifted value generation [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/mbox/"},{"id":4422,"url":"https://patchwork.plctlab.org/api/1.2/patches/4422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T03:19:00","name":"rs6000/test: Support vect_long_long effective target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/mbox/"},{"id":4441,"url":"https://patchwork.plctlab.org/api/1.2/patches/4441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/","msgid":"<20221019060321.61112-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-19T06:03:21","name":"Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/mbox/"},{"id":4445,"url":"https://patchwork.plctlab.org/api/1.2/patches/4445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T06:22:11","name":"s390: Fix bootstrap error with checking and -m31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/mbox/"},{"id":4467,"url":"https://patchwork.plctlab.org/api/1.2/patches/4467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:48:23","name":"c++: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/mbox/"},{"id":4468,"url":"https://patchwork.plctlab.org/api/1.2/patches/4468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:54:50","name":"expr: Fix ICE on BFmode -> SFmode conversion of constant [PR107262]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/mbox/"},{"id":4469,"url":"https://patchwork.plctlab.org/api/1.2/patches/4469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:00:37","name":"c++: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/mbox/"},{"id":4470,"url":"https://patchwork.plctlab.org/api/1.2/patches/4470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:02:11","name":"match.pd: Add 2 TYPE_OVERFLOW_SANITIZED checks [PR106990]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/mbox/"},{"id":4476,"url":"https://patchwork.plctlab.org/api/1.2/patches/4476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/","msgid":"<3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-19T08:16:24","name":"[v3] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/mbox/"},{"id":4479,"url":"https://patchwork.plctlab.org/api/1.2/patches/4479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:23:16","name":"libstdc++-v3: Implement {,b}float16_t nextafter and some fixes [PR106652]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/mbox/"},{"id":4582,"url":"https://patchwork.plctlab.org/api/1.2/patches/4582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:50:00","name":"i386: Fix up __bf16 handling on ia32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/mbox/"},{"id":4605,"url":"https://patchwork.plctlab.org/api/1.2/patches/4605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/","msgid":"<20221019085530.9691513345@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-19T08:55:30","name":"tree-optimization/106781 - adjust cgraph lhs removal","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/mbox/"},{"id":4918,"url":"https://patchwork.plctlab.org/api/1.2/patches/4918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019094214.1734353-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T09:42:15","name":"arm: Allow to override location of .gnu.sgstubs section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5239,"url":"https://patchwork.plctlab.org/api/1.2/patches/5239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:27:22","name":"Fortran: Fix non_negative_strides_array_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/mbox/"},{"id":5406,"url":"https://patchwork.plctlab.org/api/1.2/patches/5406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T12:59:04","name":"libstdc++-v3: Some std::*float*_t charconv and i/ostream overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/mbox/"},{"id":5444,"url":"https://patchwork.plctlab.org/api/1.2/patches/5444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:24:43","name":"[(pushed)] avr: remove useless @tie{} directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/mbox/"},{"id":5536,"url":"https://patchwork.plctlab.org/api/1.2/patches/5536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/","msgid":"<20221019140212.44796-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:02:12","name":"[COMMITTED,PR,tree-optimization/107312] Make range_true_and_false work with 1-bit signed types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/mbox/"},{"id":5573,"url":"https://patchwork.plctlab.org/api/1.2/patches/5573/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/","msgid":"<20221019141341.3218C33E1B@hamza.pair.com>","list_archive_url":null,"date":"2022-10-19T14:13:38","name":"[committed] wwwdocs: codingconventions: Fix two typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/mbox/"},{"id":5587,"url":"https://patchwork.plctlab.org/api/1.2/patches/5587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T14:18:42","name":"[OG12,committed] Fortran: Fix delinearization regression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/mbox/"},{"id":5591,"url":"https://patchwork.plctlab.org/api/1.2/patches/5591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019141949.1741947-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T14:19:50","name":"[v4] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5594,"url":"https://patchwork.plctlab.org/api/1.2/patches/5594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/","msgid":"<20221019143141.248710-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:31:41","name":"libstdc++: Fix typo in stride_view'\''s operator- [PR107313]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/mbox/"},{"id":5693,"url":"https://patchwork.plctlab.org/api/1.2/patches/5693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:27:37","name":"testsuite: Default make check-g++ vs. tests for newest C++ standard","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/mbox/"},{"id":5695,"url":"https://patchwork.plctlab.org/api/1.2/patches/5695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:37:17","name":"[OG12,committed] Fix omp-expand.cc'\''s expand_omp_target for OpenACC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/mbox/"},{"id":5725,"url":"https://patchwork.plctlab.org/api/1.2/patches/5725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/","msgid":"<0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:04:03","name":"[COMMITTED] Use Value_Range when applying inferred ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/mbox/"},{"id":5741,"url":"https://patchwork.plctlab.org/api/1.2/patches/5741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:22:59","name":"testsuite: Fix up c2x-enum-1.c for 32-bit arches [PR107311]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/mbox/"},{"id":5742,"url":"https://patchwork.plctlab.org/api/1.2/patches/5742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:38:08","name":"[v2] c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/mbox/"},{"id":5744,"url":"https://patchwork.plctlab.org/api/1.2/patches/5744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/","msgid":"<20221019164645.301739-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:46:45","name":"libstdc++: Implement P2474R2 changes to views::take/drop","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/mbox/"},{"id":5821,"url":"https://patchwork.plctlab.org/api/1.2/patches/5821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/","msgid":"<20221019191929.3262862-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-19T19:19:31","name":"libstdc++: Enable _GLIBCXX_WEAK_DEFINITION on more platforms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/mbox/"},{"id":5839,"url":"https://patchwork.plctlab.org/api/1.2/patches/5839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/","msgid":"","list_archive_url":null,"date":"2022-10-19T20:49:44","name":"Fortran: error recovery with references of bad array constructors [PR105633]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/mbox/"},{"id":5849,"url":"https://patchwork.plctlab.org/api/1.2/patches/5849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/","msgid":"<20221019205249.1502419-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-19T20:52:49","name":"[committed] analyzer: fix ICE on __builtin_ms_va_copy [PR105765]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/mbox/"},{"id":5851,"url":"https://patchwork.plctlab.org/api/1.2/patches/5851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/","msgid":"<20221019211550.135116-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T21:15:50","name":"[COMMITTED] Always check result from build_ in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/mbox/"},{"id":5855,"url":"https://patchwork.plctlab.org/api/1.2/patches/5855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-19T21:56:41","name":"[committed] c: C2x %wN, %wfN format checking","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/mbox/"},{"id":5866,"url":"https://patchwork.plctlab.org/api/1.2/patches/5866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/","msgid":"<20221019220638.13422-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-19T22:06:38","name":"bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/mbox/"},{"id":5930,"url":"https://patchwork.plctlab.org/api/1.2/patches/5930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/","msgid":"<06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-19T23:08:54","name":"diagnostics: Allow FEs to keep customizations for middle end [PR101551, PR106274]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/mbox/"},{"id":5942,"url":"https://patchwork.plctlab.org/api/1.2/patches/5942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/","msgid":"<20221020000559.371886-1-whh8b@obs.cr>","list_archive_url":null,"date":"2022-10-20T00:05:59","name":"libstdc++: Refactor implementation of operator+ for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/mbox/"},{"id":5945,"url":"https://patchwork.plctlab.org/api/1.2/patches/5945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/","msgid":"<8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com>","list_archive_url":null,"date":"2022-10-20T00:37:57","name":"[COMMITTED] PR c++/106654 - Add assume support to VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/mbox/"},{"id":5957,"url":"https://patchwork.plctlab.org/api/1.2/patches/5957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/","msgid":"<20221020020507.616781-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-20T02:05:07","name":"[v4] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":6097,"url":"https://patchwork.plctlab.org/api/1.2/patches/6097/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/","msgid":"<20221020092917.358DD13494@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T09:29:16","name":"c/107305 - avoid ICEing with invalid GIMPLE input to the GIMPLE FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/mbox/"},{"id":6102,"url":"https://patchwork.plctlab.org/api/1.2/patches/6102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:32","name":"[v4,1/4] RISC-V: Minimal support of z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/mbox/"},{"id":6103,"url":"https://patchwork.plctlab.org/api/1.2/patches/6103/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:33","name":"[v4,2/4] RISC-V: Target support for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/mbox/"},{"id":6105,"url":"https://patchwork.plctlab.org/api/1.2/patches/6105/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:34","name":"[v4,3/4] RISC-V: Limit regs use for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/mbox/"},{"id":6104,"url":"https://patchwork.plctlab.org/api/1.2/patches/6104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:35","name":"[v4,4/4] RISC-V: Add zhinx/zhinxmin testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/mbox/"},{"id":6108,"url":"https://patchwork.plctlab.org/api/1.2/patches/6108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:39:44","name":"[pushed] aarch64: Fix matching of BRKNS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/mbox/"},{"id":6109,"url":"https://patchwork.plctlab.org/api/1.2/patches/6109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:40:51","name":"[pushed] aarch64: Prevent generation of /M BRKAS and BRKBS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/mbox/"},{"id":6111,"url":"https://patchwork.plctlab.org/api/1.2/patches/6111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:41:27","name":"[pushed] aarch64: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/mbox/"},{"id":6112,"url":"https://patchwork.plctlab.org/api/1.2/patches/6112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:04","name":"[pushed] aarch64: Use using directives to inherit constructors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/mbox/"},{"id":6110,"url":"https://patchwork.plctlab.org/api/1.2/patches/6110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:39","name":"[pushed] aarch64: Commonise some folding code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/mbox/"},{"id":6113,"url":"https://patchwork.plctlab.org/api/1.2/patches/6113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/","msgid":"<87o7u6hl7c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T09:56:55","name":"Make '\''autoreconf'\'' work for '\''gcc'\'', '\''libobjc'\'' (was: [PATCH] regenerate configure files and config.h.in files)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6128,"url":"https://patchwork.plctlab.org/api/1.2/patches/6128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/","msgid":"<87lepahkt3.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:05:28","name":"amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421] (was: [PATCH] [og12] amdgcn: Use FLAT addressing for all functions with pointer arguments)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6140,"url":"https://patchwork.plctlab.org/api/1.2/patches/6140/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zyhk5r.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:19:28","name":"Add '\''libgomp.oacc-c-c++-common/private-big-1.c'\'' [PR105421] (was: amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421])","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6151,"url":"https://patchwork.plctlab.org/api/1.2/patches/6151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/","msgid":"<20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T10:49:42","name":"Avoid PHI - PHI recurrence in vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/mbox/"},{"id":6154,"url":"https://patchwork.plctlab.org/api/1.2/patches/6154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/","msgid":"<20221020110305.23A3033E79@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T11:03:03","name":"[committed] wwwdocs: *: Omit trailing slash for tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/mbox/"},{"id":6155,"url":"https://patchwork.plctlab.org/api/1.2/patches/6155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/","msgid":"<87a65qhhk0.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T11:15:43","name":"Remove support for Intel MIC offloading (was: [PATCH] Remove dead code.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6162,"url":"https://patchwork.plctlab.org/api/1.2/patches/6162/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-20T11:38:43","name":"Add '\''gcc.dg/tree-ssa/pr107195-3.c'\'' [PR107195] (was: Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":6171,"url":"https://patchwork.plctlab.org/api/1.2/patches/6171/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:04:19","name":"[committed] passes: Fix a comment typo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/mbox/"},{"id":6172,"url":"https://patchwork.plctlab.org/api/1.2/patches/6172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:05:17","name":"[committed] testsuite: Add some missing -Wno-psabi options","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/mbox/"},{"id":6182,"url":"https://patchwork.plctlab.org/api/1.2/patches/6182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:48:17","name":"match.pd: Fix up gcc.dg/pr54346.c on i686-linux [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/mbox/"},{"id":6183,"url":"https://patchwork.plctlab.org/api/1.2/patches/6183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/","msgid":"<20221020125615.2198195-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T12:56:16","name":"libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/mbox/"},{"id":6210,"url":"https://patchwork.plctlab.org/api/1.2/patches/6210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T13:58:09","name":"vect: Fix vectype when widening container type in bitfield pattern [PR107326]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/mbox/"},{"id":6211,"url":"https://patchwork.plctlab.org/api/1.2/patches/6211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/","msgid":"<20221020140740.415427-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:07:40","name":"c++ modules: handle CONCEPT_DECL in node_template_info [PR102963]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/mbox/"},{"id":6215,"url":"https://patchwork.plctlab.org/api/1.2/patches/6215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/","msgid":"<20221020141336.228799-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:35","name":"[COMMITTED] Replace finite_operands_p with maybe_isnan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/mbox/"},{"id":6214,"url":"https://patchwork.plctlab.org/api/1.2/patches/6214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/","msgid":"<20221020141336.228799-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:36","name":"[COMMITTED] Do not set NAN flags for VARYING ranges when !HONOR_NANS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/mbox/"},{"id":6221,"url":"https://patchwork.plctlab.org/api/1.2/patches/6221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/","msgid":"<20221020142019.2418744-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:20:19","name":"[v2] libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/mbox/"},{"id":6224,"url":"https://patchwork.plctlab.org/api/1.2/patches/6224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:38:33","name":"c++, v2: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/mbox/"},{"id":6235,"url":"https://patchwork.plctlab.org/api/1.2/patches/6235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/","msgid":"<20221020145849.2459976-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:58:53","name":"libstdc++: Make placeholders inline when inline variables are available","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/mbox/"},{"id":6265,"url":"https://patchwork.plctlab.org/api/1.2/patches/6265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/","msgid":"<20221020154948.2511787-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T15:49:50","name":"libstdc++: Enable building libstdc++.{a,so} when !HOSTED","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/mbox/"},{"id":6282,"url":"https://patchwork.plctlab.org/api/1.2/patches/6282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/","msgid":"<33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz>","list_archive_url":null,"date":"2022-10-20T16:07:38","name":"[(pushed)] Remove dead link to Buildbot.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/mbox/"},{"id":6284,"url":"https://patchwork.plctlab.org/api/1.2/patches/6284/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/","msgid":"<20221020161414.7430-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T16:14:13","name":"OpenMP: Duplicate checking for map clauses in Fortran (PR107214)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/mbox/"},{"id":6298,"url":"https://patchwork.plctlab.org/api/1.2/patches/6298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T16:33:40","name":"PATCH: c++tools: fix compilation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/mbox/"},{"id":6299,"url":"https://patchwork.plctlab.org/api/1.2/patches/6299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/","msgid":"<20221020164633.256422-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T16:46:33","name":"[COMMITTED] A false UNORDERED_ means neither operand can be a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/mbox/"},{"id":6300,"url":"https://patchwork.plctlab.org/api/1.2/patches/6300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/","msgid":"<562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com>","list_archive_url":null,"date":"2022-10-20T16:50:44","name":"Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/mbox/"},{"id":6303,"url":"https://patchwork.plctlab.org/api/1.2/patches/6303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/","msgid":"<20221020165734.1113688-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:57:34","name":"Always use TYPE_MODE instead of DECL_MODE for vector field","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/mbox/"},{"id":6312,"url":"https://patchwork.plctlab.org/api/1.2/patches/6312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:35:37","name":"Microblaze: Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/mbox/"},{"id":6313,"url":"https://patchwork.plctlab.org/api/1.2/patches/6313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/","msgid":"<3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T17:38:08","name":"[OG12] libgomp.c-c++-common/requires-4.c: dg-xfail-run-if for USM with -foffload-memory=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/mbox/"},{"id":6315,"url":"https://patchwork.plctlab.org/api/1.2/patches/6315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:41:53","name":"[OG12] omp-oacc-kernels-decompose.cc: fix -fcompare-debug with GIMPLE_DEBUG","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/mbox/"},{"id":6364,"url":"https://patchwork.plctlab.org/api/1.2/patches/6364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/","msgid":"<20221020194222.259811-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:42:22","name":"[COMMITTED] Add op[12]_range for UNORDERED_LT entries in range-op.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/mbox/"},{"id":6366,"url":"https://patchwork.plctlab.org/api/1.2/patches/6366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/","msgid":"<20221020194326.260151-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:43:26","name":"[COMMITTED,PR,c++/106654] Handle non-irange ranges in get_range_global for default defs.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/mbox/"},{"id":6376,"url":"https://patchwork.plctlab.org/api/1.2/patches/6376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/","msgid":"<20221020202053.3389227-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-20T20:20:53","name":"[RFA] tree: add build_string_literal overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/mbox/"},{"id":6397,"url":"https://patchwork.plctlab.org/api/1.2/patches/6397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/","msgid":"<20221020204825.3248771-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-20T20:48:26","name":"cpp/remap: Only override if string matched","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6423,"url":"https://patchwork.plctlab.org/api/1.2/patches/6423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/","msgid":"<20221020215402.ED7CC33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T21:54:01","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/mbox/"},{"id":6471,"url":"https://patchwork.plctlab.org/api/1.2/patches/6471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-21T01:52:06","name":"Ping^3 [PATCH V2] Add attribute hot judgement for INLINE_HINT_known_hot hint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":6491,"url":"https://patchwork.plctlab.org/api/1.2/patches/6491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T02:58:35","name":"xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/mbox/"},{"id":6510,"url":"https://patchwork.plctlab.org/api/1.2/patches/6510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/","msgid":"<20221021050159.121335-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-21T05:01:59","name":"RISC-V: Add type attribute for atomic instructions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/mbox/"},{"id":6532,"url":"https://patchwork.plctlab.org/api/1.2/patches/6532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/","msgid":"<20221021065447.GA10032@delia>","list_archive_url":null,"date":"2022-10-21T06:54:48","name":"[committed] Don'\''t build readline/libreadline.a, when --with-system-readline is supplied","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/mbox/"},{"id":6533,"url":"https://patchwork.plctlab.org/api/1.2/patches/6533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/","msgid":"<20221021071435.00F4633E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-21T07:14:31","name":"[committed] wwwdocs: style: Simplify handling of containers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/mbox/"},{"id":6534,"url":"https://patchwork.plctlab.org/api/1.2/patches/6534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:15:31","name":"i386: Fix up BFmode comparisons in conditional moves [PR107322]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/mbox/"},{"id":6537,"url":"https://patchwork.plctlab.org/api/1.2/patches/6537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:23:17","name":"builtins: Add __builtin_nextafterf16b builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/mbox/"},{"id":6540,"url":"https://patchwork.plctlab.org/api/1.2/patches/6540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:29:14","name":"libstdc++: Small extended float support tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/mbox/"},{"id":6541,"url":"https://patchwork.plctlab.org/api/1.2/patches/6541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:30:55","name":"c++, v2: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/mbox/"},{"id":6542,"url":"https://patchwork.plctlab.org/api/1.2/patches/6542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:31:09","name":"[zero-call-used-regs] Add leafy mode for zero-call-used-regs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/mbox/"},{"id":6599,"url":"https://patchwork.plctlab.org/api/1.2/patches/6599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/","msgid":"<20221021091621.335F21331A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-21T09:16:20","name":"tree-optimization/107323 - loop distribution partition ordering issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/mbox/"},{"id":6607,"url":"https://patchwork.plctlab.org/api/1.2/patches/6607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/","msgid":"<20221021095119.473425-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-21T09:51:19","name":"[committed] libstdc++: Fix std::move_only_function for incomplete parameter types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/mbox/"},{"id":6668,"url":"https://patchwork.plctlab.org/api/1.2/patches/6668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/","msgid":"<20221021122414.3375395-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-21T12:24:15","name":"lto: Always quote path to touch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6709,"url":"https://patchwork.plctlab.org/api/1.2/patches/6709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/","msgid":"<20221021131426.308205-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-21T13:14:26","name":"Rename nonzero_bits to known_zero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/mbox/"},{"id":6729,"url":"https://patchwork.plctlab.org/api/1.2/patches/6729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-2-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:02","name":"[1/2] ivopts: Revert computation of address cost complexity.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6731,"url":"https://patchwork.plctlab.org/api/1.2/patches/6731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-3-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:03","name":"[2/2] ivopts: Consider number of invariants when calculating register pressure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6800,"url":"https://patchwork.plctlab.org/api/1.2/patches/6800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:42:48","name":"builtins: Add various complex builtins for _Float{16,32,64,128,32x,64x,128x}","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/mbox/"},{"id":6804,"url":"https://patchwork.plctlab.org/api/1.2/patches/6804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:58:19","name":"libstdc++-v3: support for extended floating point types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/mbox/"},{"id":6805,"url":"https://patchwork.plctlab.org/api/1.2/patches/6805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:49","name":"[1/2] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/mbox/"},{"id":6806,"url":"https://patchwork.plctlab.org/api/1.2/patches/6806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:50","name":"[2/2] analyzer: use std::unique_ptr for pending_diagnostic/note","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/mbox/"},{"id":6863,"url":"https://patchwork.plctlab.org/api/1.2/patches/6863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/","msgid":"<129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com>","list_archive_url":null,"date":"2022-10-21T16:42:31","name":"vect: Make vect_check_gather_scatter reject offsets that aren'\''t multiples of BITS_PER_UNIT [PR107346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/mbox/"},{"id":7021,"url":"https://patchwork.plctlab.org/api/1.2/patches/7021/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:15:11","name":"c: tree: target: C2x (...) function prototypes and va_start relaxation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/mbox/"},{"id":7022,"url":"https://patchwork.plctlab.org/api/1.2/patches/7022/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:46:13","name":"[v2] xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/mbox/"},{"id":7023,"url":"https://patchwork.plctlab.org/api/1.2/patches/7023/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/","msgid":"<20221021232824.1093138-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:28:24","name":"c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/mbox/"},{"id":7024,"url":"https://patchwork.plctlab.org/api/1.2/patches/7024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/","msgid":"<20221021232922.1093229-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:29:22","name":"c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/mbox/"},{"id":7880,"url":"https://patchwork.plctlab.org/api/1.2/patches/7880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/","msgid":"<9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com>","list_archive_url":null,"date":"2022-10-22T11:54:20","name":"libgcc: Update '\''gthr-mcf.h'\'' to include a dedicated header for libobjc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/mbox/"},{"id":7893,"url":"https://patchwork.plctlab.org/api/1.2/patches/7893/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/","msgid":"<20221022142529.376406-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-22T14:25:29","name":"[COMMITTED] Update selftest such that [-Inf, +Inf] is always VARYING for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/mbox/"},{"id":7917,"url":"https://patchwork.plctlab.org/api/1.2/patches/7917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/","msgid":"<20221022175911.08E2733ED8@hamza.pair.com>","list_archive_url":null,"date":"2022-10-22T17:59:08","name":"[committed] wwwdocs: index: Rotate news from 2018-08 to 2020-12","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/mbox/"},{"id":7967,"url":"https://patchwork.plctlab.org/api/1.2/patches/7967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/","msgid":"<20221023093454.7et6anfgzksfssxg@begin>","list_archive_url":null,"date":"2022-10-23T09:34:54","name":": Fix static-pie on Hurd target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/mbox/"},{"id":8042,"url":"https://patchwork.plctlab.org/api/1.2/patches/8042/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/","msgid":"<20221023145633.501586-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-23T14:56:33","name":"[PR,tree-optimization/107365] Check HONOR_NANS instead of flag_finite_math_only in frange:verify_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/mbox/"},{"id":8060,"url":"https://patchwork.plctlab.org/api/1.2/patches/8060/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/","msgid":"<20221023165224.97237-1-keegan@undefinedbehaviour.org>","list_archive_url":null,"date":"2022-10-23T16:52:24","name":"c: If -fplan9-extensions, allow duplicate field declarations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/mbox/"},{"id":8102,"url":"https://patchwork.plctlab.org/api/1.2/patches/8102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/","msgid":"<20221024002828.28861-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-24T00:28:28","name":"Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/mbox/"},{"id":8110,"url":"https://patchwork.plctlab.org/api/1.2/patches/8110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/","msgid":"<20221024013916.14043-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:39:16","name":"RISC-V: Fix REG_CLASS_CONTENTS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8115,"url":"https://patchwork.plctlab.org/api/1.2/patches/8115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/","msgid":"<20221024015344.22546-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:53:44","name":"RISC-V: Support (set (mem) (const_poly_int)) handling and remove TI/TF.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8116,"url":"https://patchwork.plctlab.org/api/1.2/patches/8116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020312.26851-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:03:12","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8121,"url":"https://patchwork.plctlab.org/api/1.2/patches/8121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020524.27704-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:05:24","name":"RISC-V: Remove unused TI/TF vector modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8122,"url":"https://patchwork.plctlab.org/api/1.2/patches/8122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020853.29547-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:08:53","name":"RISC-V: Support load/store in mov pattern for RVV modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8125,"url":"https://patchwork.plctlab.org/api/1.2/patches/8125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022028.197505-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:20:28","name":"RISC-V: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8127,"url":"https://patchwork.plctlab.org/api/1.2/patches/8127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022737.52627-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:27:37","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8129,"url":"https://patchwork.plctlab.org/api/1.2/patches/8129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/","msgid":"<20221024024604.18324-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-24T02:46:04","name":"ix86: Suggest unroll factor for loop vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/mbox/"},{"id":8137,"url":"https://patchwork.plctlab.org/api/1.2/patches/8137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T03:14:20","name":"[PATCH-2,rs6000] Reverse V8HI on Power8 by vector rotation [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/mbox/"},{"id":8181,"url":"https://patchwork.plctlab.org/api/1.2/patches/8181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:19:17","name":"c, c++: Fix up excess precision handling of scalar_to_vector conversion [PR107358]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/mbox/"},{"id":8184,"url":"https://patchwork.plctlab.org/api/1.2/patches/8184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:27:25","name":"c++: Fix up constexpr handling of char/signed char/short pre/post inc/decrement [PR105774]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/mbox/"},{"id":8228,"url":"https://patchwork.plctlab.org/api/1.2/patches/8228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/","msgid":"<1910003.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:25:10","name":"Relax assertion in profile.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/mbox/"},{"id":8247,"url":"https://patchwork.plctlab.org/api/1.2/patches/8247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/","msgid":"<3519176.R56niFO833@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:54:55","name":"ARM: Make ARMv8-M attribute cmse_nonsecure_call work in Ada","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/mbox/"},{"id":8248,"url":"https://patchwork.plctlab.org/api/1.2/patches/8248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/","msgid":"<1806820.atdPhlSkOF@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:57:31","name":"Aarch64: Do not define DONT_USE_BUILTIN_SETJMP","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/mbox/"},{"id":8252,"url":"https://patchwork.plctlab.org/api/1.2/patches/8252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/","msgid":"<20221024090125.16371-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-24T09:01:25","name":"Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/mbox/"},{"id":8288,"url":"https://patchwork.plctlab.org/api/1.2/patches/8288/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/","msgid":"<20221024095530.16284-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-24T09:55:30","name":"RISC-V: Add h extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/mbox/"},{"id":8324,"url":"https://patchwork.plctlab.org/api/1.2/patches/8324/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/","msgid":"<95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com>","list_archive_url":null,"date":"2022-10-24T10:43:08","name":"vect: Fix wrong shift_n after widening on BE [PR107338]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/mbox/"},{"id":9131,"url":"https://patchwork.plctlab.org/api/1.2/patches/9131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/","msgid":"<20221024133316.33026-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-24T13:33:16","name":"[PR,tree-optimization/107355] Handle NANs in abs range-op entry.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/mbox/"},{"id":9516,"url":"https://patchwork.plctlab.org/api/1.2/patches/9516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/","msgid":"<20221024142414.161380-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T14:24:14","name":"RISC-V: Fix typo.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/mbox/"},{"id":9688,"url":"https://patchwork.plctlab.org/api/1.2/patches/9688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/","msgid":"<7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:26:44","name":"[OG12,commit] amdgcn, libgomp: USM allocation update","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/mbox/"},{"id":9689,"url":"https://patchwork.plctlab.org/api/1.2/patches/9689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/","msgid":"<20221024162726.3463437-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-24T16:27:26","name":"c++: remove use_default_args parm of coerce_template_parms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/mbox/"},{"id":9730,"url":"https://patchwork.plctlab.org/api/1.2/patches/9730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T16:38:23","name":"[OG12,commit] amdgcn: disallow USM on gfx908","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/mbox/"},{"id":9771,"url":"https://patchwork.plctlab.org/api/1.2/patches/9771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/","msgid":"<264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:50:40","name":"[OG12,commit] vect: WORKAROUND vectorizer bug","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/mbox/"},{"id":9870,"url":"https://patchwork.plctlab.org/api/1.2/patches/9870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T17:13:25","name":"[v2] c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/mbox/"},{"id":9925,"url":"https://patchwork.plctlab.org/api/1.2/patches/9925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-24T18:24:22","name":"[(pushed)] x86: fix VENDOR_MAX enum value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/mbox/"},{"id":10070,"url":"https://patchwork.plctlab.org/api/1.2/patches/10070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/","msgid":"<87mt9lvw3y.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-24T19:51:13","name":"libgomp/nvptx: Prepare for reverse-offload callback handling, resolve spurious SIGSEGVs (was: [Patch][v5] libgomp/nvptx: Prepare for reverse-offload callback handling)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/mbox/"},{"id":10136,"url":"https://patchwork.plctlab.org/api/1.2/patches/10136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/","msgid":"<20221024201927.300C733E59@hamza.pair.com>","list_archive_url":null,"date":"2022-10-24T20:19:24","name":"[committed] wwwdocs: search: Remove trailing slashes on tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/mbox/"},{"id":10275,"url":"https://patchwork.plctlab.org/api/1.2/patches/10275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/","msgid":"<20221024205233.1760101-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:52:33","name":"[committed] analyzer: handle \"pipe\" and \"pipe2\" [PR106300]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/mbox/"},{"id":10276,"url":"https://patchwork.plctlab.org/api/1.2/patches/10276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/","msgid":"<20221024205312.1760173-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:12","name":"[committed] analyzer: simplify sm_state_map lookup","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/mbox/"},{"id":10277,"url":"https://patchwork.plctlab.org/api/1.2/patches/10277/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/","msgid":"<20221024205348.1760258-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:48","name":"[committed] analyzer: handle (NULL == &VAR) [PR107345]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/mbox/"},{"id":10278,"url":"https://patchwork.plctlab.org/api/1.2/patches/10278/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/","msgid":"<20221024205453.1760357-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:54:53","name":"[committed] diagnostics: fix ICE in sarif output with NULL filename [PR107366]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/mbox/"},{"id":10279,"url":"https://patchwork.plctlab.org/api/1.2/patches/10279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/","msgid":"<20221024205554.1760903-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:55:54","name":"[commited] analyzer: fix ICE on va_copy [PR107349]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/mbox/"},{"id":10477,"url":"https://patchwork.plctlab.org/api/1.2/patches/10477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/","msgid":"<20221025032238.322211-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T03:22:38","name":"RISC-V: ADJUST_NUNITS according to -march.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10484,"url":"https://patchwork.plctlab.org/api/1.2/patches/10484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/","msgid":"<766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz>","list_archive_url":null,"date":"2022-10-25T04:23:53","name":"[pushed] i386: fix pedantic warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/mbox/"},{"id":10485,"url":"https://patchwork.plctlab.org/api/1.2/patches/10485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/","msgid":"<1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz>","list_archive_url":null,"date":"2022-10-25T05:01:02","name":"riscv: fix cross compiler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/mbox/"},{"id":10510,"url":"https://patchwork.plctlab.org/api/1.2/patches/10510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/","msgid":"<20221025061733.41146-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-25T06:17:33","name":"RISC-V: Recognized Svinval and Svnapot extensions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/mbox/"},{"id":10577,"url":"https://patchwork.plctlab.org/api/1.2/patches/10577/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/","msgid":"<20221025080230.C01D613A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T08:02:30","name":"tree-optimization/100756 - niter analysis and folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10591,"url":"https://patchwork.plctlab.org/api/1.2/patches/10591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:47:29","name":"[committed] gimplify: Don'\''t add GIMPLE_ASSUME if errors were seen [PR107369]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/mbox/"},{"id":10592,"url":"https://patchwork.plctlab.org/api/1.2/patches/10592/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:48:21","name":"[committed] gimplify: Call gimple_boolify on IFN_ASSUME argument [PR107368]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/mbox/"},{"id":10593,"url":"https://patchwork.plctlab.org/api/1.2/patches/10593/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:49:04","name":"[committed] gimplify: Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/mbox/"},{"id":10640,"url":"https://patchwork.plctlab.org/api/1.2/patches/10640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/","msgid":"<20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T09:15:09","name":"Move NOP stripping in SCEV analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/mbox/"},{"id":10685,"url":"https://patchwork.plctlab.org/api/1.2/patches/10685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025100103.1736564-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T10:01:04","name":"IRA: Make sure array is big enough","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10697,"url":"https://patchwork.plctlab.org/api/1.2/patches/10697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025101132.58E5F13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T10:11:31","name":"tree-optimization/107176 - SCEV analysis association issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10780,"url":"https://patchwork.plctlab.org/api/1.2/patches/10780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025130926.6319B13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T13:09:26","name":"unswitch most profitable condition first","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10790,"url":"https://patchwork.plctlab.org/api/1.2/patches/10790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/","msgid":"<20221025135323.98303-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T13:53:23","name":"RISC-V: Fix a mistake in previous patch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10831,"url":"https://patchwork.plctlab.org/api/1.2/patches/10831/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025141919.1789727-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T14:19:20","name":"c++: Use in-process client when networking is disabled","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10860,"url":"https://patchwork.plctlab.org/api/1.2/patches/10860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025151512.1791109-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T15:15:13","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10866,"url":"https://patchwork.plctlab.org/api/1.2/patches/10866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T15:21:15","name":"[v2] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/mbox/"},{"id":10882,"url":"https://patchwork.plctlab.org/api/1.2/patches/10882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T16:29:21","name":"rs6000: Add CCANY; replace signed by ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/mbox/"},{"id":10886,"url":"https://patchwork.plctlab.org/api/1.2/patches/10886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/","msgid":"<20221025163709.95817-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:09","name":"[pushed] c++: improve failed constexpr assume diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/mbox/"},{"id":10887,"url":"https://patchwork.plctlab.org/api/1.2/patches/10887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/","msgid":"<20221025163750.96139-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:50","name":"[pushed] c++: constexpr-evaluate more assumes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/mbox/"},{"id":10899,"url":"https://patchwork.plctlab.org/api/1.2/patches/10899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/","msgid":"<20221025172443.6732-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-25T17:24:43","name":"[v2] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/mbox/"},{"id":10912,"url":"https://patchwork.plctlab.org/api/1.2/patches/10912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T17:39:33","name":"tsan: fix test for machines without pthread_cond_clockwait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/mbox/"},{"id":10914,"url":"https://patchwork.plctlab.org/api/1.2/patches/10914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/","msgid":"<20221025180506.108938-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T18:05:06","name":"[pushed] c++: correct fold_operand change","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/mbox/"},{"id":10939,"url":"https://patchwork.plctlab.org/api/1.2/patches/10939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/","msgid":"<20221025185733.F0F3A33E37@hamza.pair.com>","list_archive_url":null,"date":"2022-10-25T18:57:30","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/mbox/"},{"id":10973,"url":"https://patchwork.plctlab.org/api/1.2/patches/10973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T20:16:11","name":"c++: Adjust synthetic template parm creation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/mbox/"},{"id":10984,"url":"https://patchwork.plctlab.org/api/1.2/patches/10984/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/","msgid":"<20221025205901.125058-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T20:59:01","name":"Convert flag_finite_math_only uses in frange to HONOR_*.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/mbox/"},{"id":10985,"url":"https://patchwork.plctlab.org/api/1.2/patches/10985/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/","msgid":"<20221025210140.125230-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T21:01:40","name":"[PR,tree-optimization/107394] Canonicalize global franges as they are read back.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/mbox/"},{"id":10986,"url":"https://patchwork.plctlab.org/api/1.2/patches/10986/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T21:06:59","name":"[PUSHED] Start using discriminators in AutoFDO","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":11024,"url":"https://patchwork.plctlab.org/api/1.2/patches/11024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T00:38:12","name":"[PUSHED] Don'\''t force DWARF4 for AutoFDO tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/mbox/"},{"id":11037,"url":"https://patchwork.plctlab.org/api/1.2/patches/11037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/","msgid":"<20221026022847.2932438-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-26T02:28:47","name":"[x86] Enable V4BFmode and V2BFmode.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/mbox/"},{"id":11070,"url":"https://patchwork.plctlab.org/api/1.2/patches/11070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/","msgid":"<20221026055248.94100-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-26T05:52:48","name":"i386: Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/mbox/"},{"id":11074,"url":"https://patchwork.plctlab.org/api/1.2/patches/11074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/","msgid":"<9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-26T06:27:51","name":"xtensa: Fix out-of-bounds array access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/mbox/"},{"id":11102,"url":"https://patchwork.plctlab.org/api/1.2/patches/11102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/","msgid":"<20221026074950.10462-1-sebastian.huber@embedded-brains.de>","list_archive_url":null,"date":"2022-10-26T07:49:50","name":"riscv/RTEMS: Add RISCV_GCOV_TYPE_SIZE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/mbox/"},{"id":11104,"url":"https://patchwork.plctlab.org/api/1.2/patches/11104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-2-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:26","name":"[Rust,front-end,v3,01/46] Use DW_ATE_UTF for the Rust '\''char'\'' type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/mbox/"},{"id":11109,"url":"https://patchwork.plctlab.org/api/1.2/patches/11109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-3-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:27","name":"[Rust,front-end,v3,02/46] gccrs: Add nessecary hooks for a Rust front-end testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/mbox/"},{"id":11112,"url":"https://patchwork.plctlab.org/api/1.2/patches/11112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-4-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:28","name":"[Rust,front-end,v3,03/46] gccrs: Add Debug info testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/mbox/"},{"id":11108,"url":"https://patchwork.plctlab.org/api/1.2/patches/11108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-5-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:29","name":"[Rust,front-end,v3,04/46] gccrs: Add link cases testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/mbox/"},{"id":11116,"url":"https://patchwork.plctlab.org/api/1.2/patches/11116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-6-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:30","name":"[Rust,front-end,v3,05/46] gccrs: Add general compilation test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/mbox/"},{"id":11107,"url":"https://patchwork.plctlab.org/api/1.2/patches/11107/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-7-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:31","name":"[Rust,front-end,v3,06/46] gccrs: Add execution test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/mbox/"},{"id":11111,"url":"https://patchwork.plctlab.org/api/1.2/patches/11111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-8-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:32","name":"[Rust,front-end,v3,07/46] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/mbox/"},{"id":11121,"url":"https://patchwork.plctlab.org/api/1.2/patches/11121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-9-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:33","name":"[Rust,front-end,v3,08/46] gccrs: Add Rust front-end base AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/mbox/"},{"id":11114,"url":"https://patchwork.plctlab.org/api/1.2/patches/11114/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-10-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:34","name":"[Rust,front-end,v3,09/46] gccrs: Add definitions of Rust Items in AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/mbox/"},{"id":11127,"url":"https://patchwork.plctlab.org/api/1.2/patches/11127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-11-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:35","name":"[Rust,front-end,v3,10/46] gccrs: Add full definitions of Rust AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/mbox/"},{"id":11110,"url":"https://patchwork.plctlab.org/api/1.2/patches/11110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-12-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:36","name":"[Rust,front-end,v3,11/46] gccrs: Add Rust AST visitors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/mbox/"},{"id":11113,"url":"https://patchwork.plctlab.org/api/1.2/patches/11113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-13-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:37","name":"[Rust,front-end,v3,12/46] gccrs: Add Lexer for Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/mbox/"},{"id":11115,"url":"https://patchwork.plctlab.org/api/1.2/patches/11115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-14-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:38","name":"[Rust,front-end,v3,13/46] gccrs: Add Parser for Rust front-end pt.1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/mbox/"},{"id":11118,"url":"https://patchwork.plctlab.org/api/1.2/patches/11118/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-15-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:39","name":"[Rust,front-end,v3,14/46] gccrs: Add Parser for Rust front-end pt.2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/mbox/"},{"id":11123,"url":"https://patchwork.plctlab.org/api/1.2/patches/11123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-16-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:40","name":"[Rust,front-end,v3,15/46] gccrs: Add expansion pass for the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/mbox/"},{"id":11119,"url":"https://patchwork.plctlab.org/api/1.2/patches/11119/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-17-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:41","name":"[Rust,front-end,v3,16/46] gccrs: Add name resolution pass to the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/mbox/"},{"id":11122,"url":"https://patchwork.plctlab.org/api/1.2/patches/11122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-18-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:42","name":"[Rust,front-end,v3,17/46] gccrs: Add declarations for Rust HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/mbox/"},{"id":11124,"url":"https://patchwork.plctlab.org/api/1.2/patches/11124/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-19-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:43","name":"[Rust,front-end,v3,18/46] gccrs: Add HIR definitions and visitor framework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/mbox/"},{"id":11128,"url":"https://patchwork.plctlab.org/api/1.2/patches/11128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-20-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:44","name":"[Rust,front-end,v3,19/46] gccrs: Add AST to HIR lowering pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/mbox/"},{"id":11120,"url":"https://patchwork.plctlab.org/api/1.2/patches/11120/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-21-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:45","name":"[Rust,front-end,v3,20/46] gccrs: Add wrapper for make_unique","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/mbox/"},{"id":11139,"url":"https://patchwork.plctlab.org/api/1.2/patches/11139/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-22-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:46","name":"[Rust,front-end,v3,21/46] gccrs: Add port of FNV hash used during legacy symbol mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/mbox/"},{"id":11125,"url":"https://patchwork.plctlab.org/api/1.2/patches/11125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-23-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:47","name":"[Rust,front-end,v3,22/46] gccrs: Add Rust ABI enum helpers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/mbox/"},{"id":11129,"url":"https://patchwork.plctlab.org/api/1.2/patches/11129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-24-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:48","name":"[Rust,front-end,v3,23/46] gccrs: Add Base62 implementation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/mbox/"},{"id":11126,"url":"https://patchwork.plctlab.org/api/1.2/patches/11126/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-25-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:49","name":"[Rust,front-end,v3,24/46] gccrs: Add implementation of Optional","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/mbox/"},{"id":11131,"url":"https://patchwork.plctlab.org/api/1.2/patches/11131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-26-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:50","name":"[Rust,front-end,v3,25/46] gccrs: Add attributes checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/mbox/"},{"id":11132,"url":"https://patchwork.plctlab.org/api/1.2/patches/11132/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-27-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:51","name":"[Rust,front-end,v3,26/46] gccrs: Add helpers mappings canonical path and lang items","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/mbox/"},{"id":11135,"url":"https://patchwork.plctlab.org/api/1.2/patches/11135/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-28-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:52","name":"[Rust,front-end,v3,27/46] gccrs: Add type resolution and trait solving pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/mbox/"},{"id":11137,"url":"https://patchwork.plctlab.org/api/1.2/patches/11137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-29-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:53","name":"[Rust,front-end,v3,28/46] gccrs: Add Rust type information","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/mbox/"},{"id":11145,"url":"https://patchwork.plctlab.org/api/1.2/patches/11145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-30-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:54","name":"[Rust,front-end,v3,29/46] gccrs: Add remaining type system transformations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/mbox/"},{"id":11142,"url":"https://patchwork.plctlab.org/api/1.2/patches/11142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-31-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:55","name":"[Rust,front-end,v3,30/46] gccrs: Add unsafe checks for Rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/mbox/"},{"id":11130,"url":"https://patchwork.plctlab.org/api/1.2/patches/11130/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-32-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:56","name":"[Rust,front-end,v3,31/46] gccrs: Add const checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/mbox/"},{"id":11148,"url":"https://patchwork.plctlab.org/api/1.2/patches/11148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-33-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:57","name":"[Rust,front-end,v3,32/46] gccrs: Add privacy checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/mbox/"},{"id":11144,"url":"https://patchwork.plctlab.org/api/1.2/patches/11144/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-34-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:58","name":"[Rust,front-end,v3,33/46] gccrs: Add dead code scan on HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/mbox/"},{"id":11143,"url":"https://patchwork.plctlab.org/api/1.2/patches/11143/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-35-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:59","name":"[Rust,front-end,v3,34/46] gccrs: Add unused variable scan","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/mbox/"},{"id":11150,"url":"https://patchwork.plctlab.org/api/1.2/patches/11150/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-36-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:00","name":"[Rust,front-end,v3,35/46] gccrs: Add metadata ouptput pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/mbox/"},{"id":11147,"url":"https://patchwork.plctlab.org/api/1.2/patches/11147/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-37-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:01","name":"[Rust,front-end,v3,36/46] gccrs: Add base for HIR to GCC GENERIC lowering","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/mbox/"},{"id":11136,"url":"https://patchwork.plctlab.org/api/1.2/patches/11136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-38-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:02","name":"[Rust,front-end,v3,37/46] gccrs: Add HIR to GCC GENERIC lowering for all nodes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/mbox/"},{"id":11134,"url":"https://patchwork.plctlab.org/api/1.2/patches/11134/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-39-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:03","name":"[Rust,front-end,v3,38/46] gccrs: Add HIR to GCC GENERIC lowering entry point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/mbox/"},{"id":11151,"url":"https://patchwork.plctlab.org/api/1.2/patches/11151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-40-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:04","name":"[Rust,front-end,v3,39/46] gccrs: These are wrappers ported from reusing gccgo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/mbox/"},{"id":11149,"url":"https://patchwork.plctlab.org/api/1.2/patches/11149/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-41-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:05","name":"[Rust,front-end,v3,40/46] gccrs: Add GCC Rust front-end Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/mbox/"},{"id":11141,"url":"https://patchwork.plctlab.org/api/1.2/patches/11141/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-42-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:06","name":"[Rust,front-end,v3,41/46] gccrs: Add config-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/mbox/"},{"id":11152,"url":"https://patchwork.plctlab.org/api/1.2/patches/11152/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-43-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:07","name":"[Rust,front-end,v3,42/46] gccrs: Add lang-spec.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/mbox/"},{"id":11153,"url":"https://patchwork.plctlab.org/api/1.2/patches/11153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-44-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:08","name":"[Rust,front-end,v3,43/46] gccrs: Add lang.opt","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/mbox/"},{"id":11154,"url":"https://patchwork.plctlab.org/api/1.2/patches/11154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-45-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:09","name":"[Rust,front-end,v3,44/46] gccrs: Add compiler driver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/mbox/"},{"id":11146,"url":"https://patchwork.plctlab.org/api/1.2/patches/11146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-46-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:10","name":"[Rust,front-end,v3,45/46] gccrs: Compiler proper interface kicks off the pipeline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/mbox/"},{"id":11155,"url":"https://patchwork.plctlab.org/api/1.2/patches/11155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-47-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:11","name":"[Rust,front-end,v3,46/46] gccrs: Add README, CONTRIBUTING and compiler logo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/mbox/"},{"id":11156,"url":"https://patchwork.plctlab.org/api/1.2/patches/11156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:23:02","name":"c++: Fix excess precision related ICE on invalid binop [PR107382, PR107383]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/mbox/"},{"id":11172,"url":"https://patchwork.plctlab.org/api/1.2/patches/11172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/","msgid":"<8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com>","list_archive_url":null,"date":"2022-10-26T09:46:06","name":"[OG12,committed] Handle operator new with alignment in USM transform","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/mbox/"},{"id":11197,"url":"https://patchwork.plctlab.org/api/1.2/patches/11197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/","msgid":"<9321d38e-a185-5505-62a5-574d64446798@suse.cz>","list_archive_url":null,"date":"2022-10-26T11:09:18","name":"docs: document sanitizers can trigger warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/mbox/"},{"id":11207,"url":"https://patchwork.plctlab.org/api/1.2/patches/11207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/","msgid":"<20221026114052.17713-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-26T11:40:52","name":"[V2] rs6000: Support to build constants by li/lis+oris/xoris","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/mbox/"},{"id":11219,"url":"https://patchwork.plctlab.org/api/1.2/patches/11219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zq4wgf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-26T12:10:24","name":"Document '\''distclean-stage[N]'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":11271,"url":"https://patchwork.plctlab.org/api/1.2/patches/11271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-26T13:46:47","name":"[PING] options: Clarify '\''Init'\'' option property usage for streaming optimization (was: [PATCH] options, lto: Optimize streaming of optimization nodes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":11279,"url":"https://patchwork.plctlab.org/api/1.2/patches/11279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T13:49:36","name":"[COMMITTED] Check if varying may also be non-negative.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/mbox/"},{"id":11282,"url":"https://patchwork.plctlab.org/api/1.2/patches/11282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/","msgid":"<20221026135238.24678-1-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-10-26T13:52:38","name":"ipa-visibility: remove assert in TLS optimization [PR107353]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/mbox/"},{"id":11323,"url":"https://patchwork.plctlab.org/api/1.2/patches/11323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T16:10:10","name":"[v3] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/mbox/"},{"id":11341,"url":"https://patchwork.plctlab.org/api/1.2/patches/11341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T18:26:53","name":"[v4] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/mbox/"},{"id":11359,"url":"https://patchwork.plctlab.org/api/1.2/patches/11359/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/","msgid":"<20221026185857.234023-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-26T18:58:57","name":"x86: Replace ne:CCC/ne:CCO with UNSPEC_CC_NE in neg patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/mbox/"},{"id":11406,"url":"https://patchwork.plctlab.org/api/1.2/patches/11406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/","msgid":"","list_archive_url":null,"date":"2022-10-26T19:15:38","name":"Fortran: BOZ literal constants are not compatible to any type [PR103413]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/mbox/"},{"id":11407,"url":"https://patchwork.plctlab.org/api/1.2/patches/11407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/","msgid":"<20221026192311.12260-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-26T19:23:11","name":"[v3] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/mbox/"},{"id":11439,"url":"https://patchwork.plctlab.org/api/1.2/patches/11439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/","msgid":"<20221026204005.1864136-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T20:40:05","name":"[v3] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/mbox/"},{"id":11443,"url":"https://patchwork.plctlab.org/api/1.2/patches/11443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/","msgid":"<20221026211806.1866873-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:18:06","name":"[committed] analyzer: add sm-fd.dot","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/mbox/"},{"id":11444,"url":"https://patchwork.plctlab.org/api/1.2/patches/11444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/","msgid":"<20221026212300.1867175-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:23:00","name":"[committed] analyzer: fixes to file-descriptor handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/mbox/"},{"id":11447,"url":"https://patchwork.plctlab.org/api/1.2/patches/11447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/","msgid":"<20221026221226.9957A33E26@hamza.pair.com>","list_archive_url":null,"date":"2022-10-26T22:12:23","name":"[committed] wwwdocs: style: Remove link to validator.w3.org in footer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/mbox/"},{"id":11533,"url":"https://patchwork.plctlab.org/api/1.2/patches/11533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/","msgid":"<20221027033829.22918-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T03:38:29","name":"[v2] Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/mbox/"},{"id":11620,"url":"https://patchwork.plctlab.org/api/1.2/patches/11620/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:09:59","name":"testsuite: Adjust vect-bitfield-read-* with vect_shift and vect_long_long [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/mbox/"},{"id":11638,"url":"https://patchwork.plctlab.org/api/1.2/patches/11638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:59:58","name":"libstdc++: std::to_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/mbox/"},{"id":11639,"url":"https://patchwork.plctlab.org/api/1.2/patches/11639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:17:09","name":"c++: Fix ICE on g++.dg/modules/adl-3_c.C [PR107379]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/mbox/"},{"id":11644,"url":"https://patchwork.plctlab.org/api/1.2/patches/11644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:30:32","name":"[(pushed)] lto: do not load LTO stream for aliases [PR107418]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/mbox/"},{"id":11656,"url":"https://patchwork.plctlab.org/api/1.2/patches/11656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:42:00","name":"lto-dump: modernize a bit","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/mbox/"},{"id":11737,"url":"https://patchwork.plctlab.org/api/1.2/patches/11737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T10:51:24","name":"RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11739,"url":"https://patchwork.plctlab.org/api/1.2/patches/11739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/","msgid":"<20221027105354.3151191-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-27T10:53:54","name":"[x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/mbox/"},{"id":11776,"url":"https://patchwork.plctlab.org/api/1.2/patches/11776/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T12:49:42","name":"[v2] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11796,"url":"https://patchwork.plctlab.org/api/1.2/patches/11796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T13:21:43","name":"[pushed] aarch64: Reinstate some uses of CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/mbox/"},{"id":11806,"url":"https://patchwork.plctlab.org/api/1.2/patches/11806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/","msgid":"<20221027144152.335455-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-27T14:41:52","name":"RISC-V: Change constexpr back to CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/mbox/"},{"id":11835,"url":"https://patchwork.plctlab.org/api/1.2/patches/11835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/","msgid":"<1666883439-7725-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-10-27T15:10:39","name":"Use simple_dce_from_worklist with match_simplify_replacement.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/mbox/"},{"id":11853,"url":"https://patchwork.plctlab.org/api/1.2/patches/11853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/","msgid":"<20221027153906.24773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-27T15:39:06","name":"c++: -Wdangling-reference and system headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/mbox/"},{"id":11855,"url":"https://patchwork.plctlab.org/api/1.2/patches/11855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T16:00:39","name":"c++: Templated lambda mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/mbox/"},{"id":11876,"url":"https://patchwork.plctlab.org/api/1.2/patches/11876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/","msgid":"<20221027164750.97737-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-27T16:47:50","name":"libstdc++: Implement ranges::cartesian_product_view from P2374R4","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/mbox/"},{"id":11894,"url":"https://patchwork.plctlab.org/api/1.2/patches/11894/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/","msgid":"<38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-27T17:30:11","name":"c++: libcpp: Support raw strings with newlines in directives [PR55971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/mbox/"},{"id":11907,"url":"https://patchwork.plctlab.org/api/1.2/patches/11907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/","msgid":"<20221027181125.1658982-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-10-27T18:11:25","name":"RISC-V: Add Zawrs ISA extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/mbox/"},{"id":12004,"url":"https://patchwork.plctlab.org/api/1.2/patches/12004/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:42","name":"[v2,1/3] libcpp: reject codepoints above 0x10FFFF","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/mbox/"},{"id":12002,"url":"https://patchwork.plctlab.org/api/1.2/patches/12002/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-3-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:43","name":"[v2,2/3] libcpp: add a function to determine UTF-8 validity of a C string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/mbox/"},{"id":12003,"url":"https://patchwork.plctlab.org/api/1.2/patches/12003/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-4-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:44","name":"[v2,3/3] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/mbox/"},{"id":12018,"url":"https://patchwork.plctlab.org/api/1.2/patches/12018/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:38:27","name":"[committed] c: C2x enums with fixed underlying type [PR61469]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/mbox/"},{"id":12085,"url":"https://patchwork.plctlab.org/api/1.2/patches/12085/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:20:06","name":"i386: using __bf16 for AVX512BF16 intrinsics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":12145,"url":"https://patchwork.plctlab.org/api/1.2/patches/12145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/","msgid":"<20221028080146.1586483-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-28T08:01:46","name":"[v3] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/mbox/"},{"id":12151,"url":"https://patchwork.plctlab.org/api/1.2/patches/12151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028083155.6628513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T08:31:54","name":"Adjust gcc.dg/vect/pr100756.c for V8SI and V16SI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12153,"url":"https://patchwork.plctlab.org/api/1.2/patches/12153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T08:39:27","name":"[v3] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12157,"url":"https://patchwork.plctlab.org/api/1.2/patches/12157/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/","msgid":"<8735b849h6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-28T08:51:17","name":"OpenACC: Don'\''t gang-privatize artificial variables [PR90115] (was: [PATCH] [og12] OpenACC: Don'\''t gang-privatize artificial variables)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":12167,"url":"https://patchwork.plctlab.org/api/1.2/patches/12167/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-28T09:09:26","name":"[committed] openmp: Allow optional comma after directive-specifier in C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/mbox/"},{"id":12168,"url":"https://patchwork.plctlab.org/api/1.2/patches/12168/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/","msgid":"<1930502.usQuhbGJ8B@fomalhaut>","list_archive_url":null,"date":"2022-10-28T09:10:29","name":"Restore RTL alias analysis for hard frame pointer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/mbox/"},{"id":12169,"url":"https://patchwork.plctlab.org/api/1.2/patches/12169/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/","msgid":"<20221028091500.2748920-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-28T09:15:01","name":"c++: Allow module name to be a single letter on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":12248,"url":"https://patchwork.plctlab.org/api/1.2/patches/12248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:34:08","name":"[v4] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12264,"url":"https://patchwork.plctlab.org/api/1.2/patches/12264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:29","name":"tree-optimization/107435 - ICE with recurrence vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12265,"url":"https://patchwork.plctlab.org/api/1.2/patches/12265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:41","name":"tree-optimization/107447 - avoid hoisting returns-twice calls in LIM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12269,"url":"https://patchwork.plctlab.org/api/1.2/patches/12269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:22:46","name":"tree-optimization/107407 - wrong code with DSE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12341,"url":"https://patchwork.plctlab.org/api/1.2/patches/12341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/","msgid":"<20221028142754.145622-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T14:27:54","name":"[committed] libstdc++: Fix allocator propagation in regex algorithms [PR107376]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/mbox/"},{"id":12388,"url":"https://patchwork.plctlab.org/api/1.2/patches/12388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/","msgid":"<20221028151553.918472-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-28T15:15:53","name":"[pushed] c++: apply friend attributes sooner","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/mbox/"},{"id":12448,"url":"https://patchwork.plctlab.org/api/1.2/patches/12448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:34:42","name":"[10/15,V3] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/mbox/"},{"id":12449,"url":"https://patchwork.plctlab.org/api/1.2/patches/12449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:40:17","name":"[12/15,V3] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/mbox/"},{"id":12531,"url":"https://patchwork.plctlab.org/api/1.2/patches/12531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-28T20:12:59","name":"Fortran: ordering of hidden procedure arguments [PR107441]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/mbox/"},{"id":12538,"url":"https://patchwork.plctlab.org/api/1.2/patches/12538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/","msgid":"<20221028204233.409310-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-28T20:42:33","name":"c++: Tweaks for -Wredundant-move [PR107363]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/mbox/"},{"id":12608,"url":"https://patchwork.plctlab.org/api/1.2/patches/12608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/","msgid":"<20221028235632.194108-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T23:56:32","name":"[committed] libstdc++: Fix dangling reference in filesystem::path::filename()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/mbox/"},{"id":12650,"url":"https://patchwork.plctlab.org/api/1.2/patches/12650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/","msgid":"<20221029065320.2561317-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T06:53:22","name":"[v4] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/mbox/"},{"id":12654,"url":"https://patchwork.plctlab.org/api/1.2/patches/12654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-2-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:24","name":"[v1,1/2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/mbox/"},{"id":12653,"url":"https://patchwork.plctlab.org/api/1.2/patches/12653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-3-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:25","name":"[v1,2/2] LoongArch: Add prefetch insns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/mbox/"},{"id":12658,"url":"https://patchwork.plctlab.org/api/1.2/patches/12658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/","msgid":"<20221029074131.1654166-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-29T07:41:31","name":"[committed] d: Make TARGET_D_MINFO_SECTION hooks in elfos.h the language default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/mbox/"},{"id":12663,"url":"https://patchwork.plctlab.org/api/1.2/patches/12663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/","msgid":"<20221029082755.781D833E4F@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T08:27:52","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/mbox/"},{"id":12668,"url":"https://patchwork.plctlab.org/api/1.2/patches/12668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-29T09:01:18","name":"[v5] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12697,"url":"https://patchwork.plctlab.org/api/1.2/patches/12697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/","msgid":"<21653628.EfDdHjke4D@fomalhaut>","list_archive_url":null,"date":"2022-10-29T12:14:23","name":"Repair --disable-sjlj-exceptions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/mbox/"},{"id":12725,"url":"https://patchwork.plctlab.org/api/1.2/patches/12725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/","msgid":"<20221029150307.06C1433E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:03:04","name":"[committed] wwwdocs: bugs: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/mbox/"},{"id":12726,"url":"https://patchwork.plctlab.org/api/1.2/patches/12726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/","msgid":"<20221029150603.93D9C33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:06:01","name":"[committed] wwwdocs: readings: Update Go-related links to new site","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/mbox/"},{"id":12727,"url":"https://patchwork.plctlab.org/api/1.2/patches/12727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/","msgid":"<20221029150914.4FA8533E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:09:12","name":"[committed] wwwdocs: frontends: Adjust Sourceforge links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/mbox/"},{"id":12775,"url":"https://patchwork.plctlab.org/api/1.2/patches/12775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/","msgid":"<20221029211510.8DC5333E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:15:07","name":"[committed] wwwdocs: gcc-10: Update two developer.arm.com links","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/mbox/"},{"id":12777,"url":"https://patchwork.plctlab.org/api/1.2/patches/12777/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/","msgid":"<20221029211820.18BD833E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:18:17","name":"[committed] wwwdocs: testing: Switch www.netlib.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/mbox/"},{"id":12778,"url":"https://patchwork.plctlab.org/api/1.2/patches/12778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/","msgid":"<20221029213327.0296B33E55@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:33:24","name":"[committed] wwwdocs: gcc-4.3: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/mbox/"},{"id":12779,"url":"https://patchwork.plctlab.org/api/1.2/patches/12779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/","msgid":"<20221029214021.C993D33E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:40:20","name":"[committed] wwwdocs: projects: Remove extra slash at end of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/mbox/"},{"id":13092,"url":"https://patchwork.plctlab.org/api/1.2/patches/13092/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/","msgid":"<20221031011036.1158443-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:10:36","name":"[V2,x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/mbox/"},{"id":13093,"url":"https://patchwork.plctlab.org/api/1.2/patches/13093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/","msgid":"<20221031012310.1237451-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:23:10","name":"Enable more optimization for 32-bit/64-bit shrd/shld with imm shift count.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/mbox/"},{"id":13094,"url":"https://patchwork.plctlab.org/api/1.2/patches/13094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/","msgid":"<20221031014022.250112-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-31T01:40:22","name":"RISC-V: Fix RVV testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/mbox/"},{"id":13212,"url":"https://patchwork.plctlab.org/api/1.2/patches/13212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:14:04","name":"Update email address","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/mbox/"},{"id":13235,"url":"https://patchwork.plctlab.org/api/1.2/patches/13235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:08","name":"[1/2] middle-end: Add new tbranch optab to add support for bit-test-and-branch operations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/mbox/"},{"id":13236,"url":"https://patchwork.plctlab.org/api/1.2/patches/13236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:50","name":"[2/2] AArch64 Support new tbranch optab.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/mbox/"},{"id":13237,"url":"https://patchwork.plctlab.org/api/1.2/patches/13237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:54:11","name":"AArch64 Extend umov and sbfx patterns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/mbox/"},{"id":13241,"url":"https://patchwork.plctlab.org/api/1.2/patches/13241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:56:42","name":"[1/8] middle-end: Recognize scalar reductions from bitfields and array_refs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/mbox/"},{"id":13239,"url":"https://patchwork.plctlab.org/api/1.2/patches/13239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:12","name":"[2/8] middle-end: Recognize scalar widening reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/mbox/"},{"id":13240,"url":"https://patchwork.plctlab.org/api/1.2/patches/13240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:42","name":"[3/8] middle-end: Support extractions of subvectors from arbitrary element position inside a vector","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/mbox/"},{"id":13242,"url":"https://patchwork.plctlab.org/api/1.2/patches/13242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:09","name":"[4/8] AArch64 aarch64: Implement widening reduction patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/mbox/"},{"id":13244,"url":"https://patchwork.plctlab.org/api/1.2/patches/13244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:50","name":"[5/8] AArch64 aarch64: Make existing V2HF be usable.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/mbox/"},{"id":13243,"url":"https://patchwork.plctlab.org/api/1.2/patches/13243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:14","name":"[6/8] AArch64: Add peephole and scheduling logic for pairwise operations that appear late in RTL.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/mbox/"},{"id":13245,"url":"https://patchwork.plctlab.org/api/1.2/patches/13245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:36","name":"[7/8] AArch64: Consolidate zero and sign extension patterns and add missing ones.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/mbox/"},{"id":13246,"url":"https://patchwork.plctlab.org/api/1.2/patches/13246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T12:00:22","name":"[8/8] AArch64: Have reload not choose to do add on the scalar side if both values exist on the SIMD side.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/mbox/"},{"id":13263,"url":"https://patchwork.plctlab.org/api/1.2/patches/13263/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/","msgid":"<7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:02:59","name":"[committed] amdgcn: Silence unused parameter warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/mbox/"},{"id":13265,"url":"https://patchwork.plctlab.org/api/1.2/patches/13265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T13:03:07","name":"[committed] amdgcn: multi-size vector reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/mbox/"},{"id":13264,"url":"https://patchwork.plctlab.org/api/1.2/patches/13264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/","msgid":"<500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:03:13","name":"[committed] amdgcn: add fmin/fmax patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/mbox/"},{"id":13272,"url":"https://patchwork.plctlab.org/api/1.2/patches/13272/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/","msgid":"<51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T14:46:25","name":"OpenMP/Fortran: '\''target update'\'' with strides + DT components","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/mbox/"},{"id":5,"url":"https://patchwork.plctlab.org/api/1.2/bundles/5/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1175,"url":"https://patchwork.plctlab.org/api/1.2/patches/1175/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T07:15:14","name":"[committed] libgomp.texi: move item from gcn to nvptx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/mbox/"},{"id":1176,"url":"https://patchwork.plctlab.org/api/1.2/patches/1176/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:06","name":"[pushed] aarch64: Disassociate ls64 from simd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/mbox/"},{"id":1177,"url":"https://patchwork.plctlab.org/api/1.2/patches/1177/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:40","name":"[pushed] aarch64: Vector move fixes for +nosimd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/mbox/"},{"id":1178,"url":"https://patchwork.plctlab.org/api/1.2/patches/1178/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085150.0F518139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:51:49","name":"tree-optimization/106913 - ICE with -da and -Wuninitialized","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1179,"url":"https://patchwork.plctlab.org/api/1.2/patches/1179/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:52:03","name":"middle-end/106909 - CTRL altering flag after folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1180,"url":"https://patchwork.plctlab.org/api/1.2/patches/1180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/","msgid":"<20220913093616.1422179-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-13T09:36:16","name":"[V2] RISC-V:Add '\''-m[no]-csr-check'\'' option in gcc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/mbox/"},{"id":1181,"url":"https://patchwork.plctlab.org/api/1.2/patches/1181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/","msgid":"<020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T09:56:58","name":"PR target/106877: Robustify reg-stack to malformed asm.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/mbox/"},{"id":1182,"url":"https://patchwork.plctlab.org/api/1.2/patches/1182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/","msgid":"<62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com>","list_archive_url":null,"date":"2022-09-13T11:03:35","name":"[OG12] openmp: Fix handling of target constructs in static member","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/mbox/"},{"id":1183,"url":"https://patchwork.plctlab.org/api/1.2/patches/1183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/","msgid":"<20220913114538.2741902-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T11:45:38","name":"c++: some missing-SFINAE fixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/mbox/"},{"id":1184,"url":"https://patchwork.plctlab.org/api/1.2/patches/1184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/","msgid":"<20220913142118.3183120-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T14:21:18","name":"[committed] c++: remove single-parameter version of mark_used","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/mbox/"},{"id":1185,"url":"https://patchwork.plctlab.org/api/1.2/patches/1185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/","msgid":"<20220913153237.305471-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-13T15:32:37","name":"LoongArch: Prepare static PIE support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/mbox/"},{"id":1186,"url":"https://patchwork.plctlab.org/api/1.2/patches/1186/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T16:42:28","name":"c++: Implement C++23 P1169R4 - static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/mbox/"},{"id":1187,"url":"https://patchwork.plctlab.org/api/1.2/patches/1187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T17:05:35","name":"[committed] libgomp: Appease some static analyzers [PR106906]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/mbox/"},{"id":1188,"url":"https://patchwork.plctlab.org/api/1.2/patches/1188/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/","msgid":"<000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T17:54:58","name":"PR tree-optimization/71343: Value number X<<2 as X*4.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/mbox/"},{"id":1189,"url":"https://patchwork.plctlab.org/api/1.2/patches/1189/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com/","msgid":"<002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T18:37:20","name":"Optimize (X<","list_archive_url":null,"date":"2022-09-13T21:01:42","name":"[v3,01/11] OpenMP 5.0: Clause ordering for OpenMP 5.0 (topological sorting by base pointer)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/839df7d51e5bf6f29054e83b3c017f57df5c1149.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1190,"url":"https://patchwork.plctlab.org/api/1.2/patches/1190/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/","msgid":"<13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:43","name":"[v3,02/11] Remove omp_target_reorder_clauses","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1192,"url":"https://patchwork.plctlab.org/api/1.2/patches/1192/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/","msgid":"<76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:44","name":"[v3,03/11] OpenMP/OpenACC struct sibling list gimplification extension and rework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1193,"url":"https://patchwork.plctlab.org/api/1.2/patches/1193/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:01:45","name":"[v3,04/11] OpenMP/OpenACC: mapping group list-handling improvements","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1194,"url":"https://patchwork.plctlab.org/api/1.2/patches/1194/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/","msgid":"<479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:15","name":"[v3,05/11] OpenMP: push attaches to end of clause list in \"target\" regions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1197,"url":"https://patchwork.plctlab.org/api/1.2/patches/1197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:16","name":"[v3,06/11] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1195,"url":"https://patchwork.plctlab.org/api/1.2/patches/1195/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/","msgid":"<4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:17","name":"[v3,07/11] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1199,"url":"https://patchwork.plctlab.org/api/1.2/patches/1199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:18","name":"[v3,08/11] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1196,"url":"https://patchwork.plctlab.org/api/1.2/patches/1196/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/","msgid":"<1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:19","name":"[v3,09/11] FYI/unfinished: OpenMP: lvalue parsing for map clauses (C++)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1200,"url":"https://patchwork.plctlab.org/api/1.2/patches/1200/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:04:29","name":"[v3,10/11] Use OMP_ARRAY_SECTION instead of TREE_LIST in C++ FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1198,"url":"https://patchwork.plctlab.org/api/1.2/patches/1198/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/","msgid":"<2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:04:30","name":"[v3,11/11] FYI/unfinished: OpenMP 5.0 \"declare mapper\" support for C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1201,"url":"https://patchwork.plctlab.org/api/1.2/patches/1201/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/","msgid":"<20220913215743.2712390-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-13T21:57:43","name":"xtensa: gcc: implement MI thunk generation for call0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/mbox/"},{"id":1202,"url":"https://patchwork.plctlab.org/api/1.2/patches/1202/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/","msgid":"<20220914012511.1012154-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-14T01:25:11","name":"[ICE] Check another epilog variable peeling case in vectorizable_nonlinear_induction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/mbox/"},{"id":1203,"url":"https://patchwork.plctlab.org/api/1.2/patches/1203/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-14T07:43:11","name":"Disallow pointer operands for |, ^ and partly & [PR106878]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/mbox/"},{"id":1204,"url":"https://patchwork.plctlab.org/api/1.2/patches/1204/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914095705.00384134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T09:57:04","name":"tree-optimization/106934 - avoid BIT_FIELD_REF of bitfields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1205,"url":"https://patchwork.plctlab.org/api/1.2/patches/1205/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/","msgid":"<20220914121921.j46kmn2btdwmj3sc@lug-owl.de>","list_archive_url":null,"date":"2022-09-14T12:19:21","name":"[COMMITTED] Fix unused variable warning (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/mbox/"},{"id":1206,"url":"https://patchwork.plctlab.org/api/1.2/patches/1206/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/","msgid":"<20220914124935.1221658-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T12:49:35","name":"[COMMITTED,PR106936] Remove assert from get_value_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/mbox/"},{"id":1207,"url":"https://patchwork.plctlab.org/api/1.2/patches/1207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914125001.E5607134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T12:50:01","name":"tree-optimization/106938 - cleanup abnormal edges after inlining","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1208,"url":"https://patchwork.plctlab.org/api/1.2/patches/1208/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914140656.640BF134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T14:06:55","name":"Move void_list_node init to common code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1209,"url":"https://patchwork.plctlab.org/api/1.2/patches/1209/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/","msgid":"<20220914141900.3489407-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-14T14:19:00","name":"libstdc++: Implement ranges::chunk_by_view from P2443R1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/mbox/"},{"id":1210,"url":"https://patchwork.plctlab.org/api/1.2/patches/1210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T14:20:26","name":"[10/15,V2] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/mbox/"},{"id":1215,"url":"https://patchwork.plctlab.org/api/1.2/patches/1215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/","msgid":"<20220914150852.1244397-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:48","name":"[COMMITTED] Minor fixes to frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/mbox/"},{"id":1214,"url":"https://patchwork.plctlab.org/api/1.2/patches/1214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/","msgid":"<20220914150852.1244397-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:49","name":"[COMMITTED] Provide cleaner set_nan(), clear_nan(), and update_nan() methods.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/mbox/"},{"id":1211,"url":"https://patchwork.plctlab.org/api/1.2/patches/1211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/","msgid":"<20220914150852.1244397-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:50","name":"[COMMITTED] Use frange::set_nan() from the generic frange::set().","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/mbox/"},{"id":1213,"url":"https://patchwork.plctlab.org/api/1.2/patches/1213/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/","msgid":"<20220914150852.1244397-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:51","name":"[COMMITTED] Pass full range to build_* in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/mbox/"},{"id":1212,"url":"https://patchwork.plctlab.org/api/1.2/patches/1212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/","msgid":"<20220914150852.1244397-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:52","name":"[COMMITTED] frange: add both zeros to ranges when there'\''s the possiblity of equality.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/mbox/"},{"id":1216,"url":"https://patchwork.plctlab.org/api/1.2/patches/1216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/","msgid":"<8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:22:08","name":"[_GLIBCXX_INLINE_VERSION] Cleanup gnu-versioned-namespace.ver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/mbox/"},{"id":1217,"url":"https://patchwork.plctlab.org/api/1.2/patches/1217/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/","msgid":"<99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:26:16","name":"[_GLIBCXX_INLINE_VERSION] Fix test dg-prune-output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/mbox/"},{"id":1218,"url":"https://patchwork.plctlab.org/api/1.2/patches/1218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T17:31:34","name":"OpenMP: Enable vectorization in all OpenMP loops","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/mbox/"},{"id":1219,"url":"https://patchwork.plctlab.org/api/1.2/patches/1219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/","msgid":"<0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com>","list_archive_url":null,"date":"2022-09-14T17:32:11","name":"OpenMP: Generate SIMD clones for functions with \"declare target\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/mbox/"},{"id":1220,"url":"https://patchwork.plctlab.org/api/1.2/patches/1220/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T18:09:56","name":"mips: Add appropriate linker flags when compiling with -static-pie","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/mbox/"},{"id":1221,"url":"https://patchwork.plctlab.org/api/1.2/patches/1221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/","msgid":"<20220914182315.263596-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:15","name":"[committed] libstdc++: Document LWG 1203 API change in manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/mbox/"},{"id":1223,"url":"https://patchwork.plctlab.org/api/1.2/patches/1223/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/","msgid":"<20220914182329.263649-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:29","name":"[committed] libstdc++: Add assertion to std::promise::set_exception (LWG 2276)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/mbox/"},{"id":1222,"url":"https://patchwork.plctlab.org/api/1.2/patches/1222/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/","msgid":"<20220914182337.263664-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:37","name":"[committed] libstdc++: Add comment to 17_intro/names.cc test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/mbox/"},{"id":1224,"url":"https://patchwork.plctlab.org/api/1.2/patches/1224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/","msgid":"<20220914220435.276306-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:35","name":"[committed] libstdc++: Add missing header to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/mbox/"},{"id":1225,"url":"https://patchwork.plctlab.org/api/1.2/patches/1225/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/","msgid":"<20220914220449.276340-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:49","name":"[committed] libstdc++: Add TSan annotations to std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/mbox/"},{"id":1226,"url":"https://patchwork.plctlab.org/api/1.2/patches/1226/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-14T23:02:00","name":"float.h: Do not define INFINITY for C2x when infinities not supported","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/mbox/"},{"id":1227,"url":"https://patchwork.plctlab.org/api/1.2/patches/1227/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-15T03:36:19","name":"i386: Fixed vec_init_dup_v16bf [PR106887]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":1228,"url":"https://patchwork.plctlab.org/api/1.2/patches/1228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/","msgid":"<20220915054026.1359564-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-15T05:40:27","name":"Rewrite NAN and sign handling in frange","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/mbox/"},{"id":1229,"url":"https://patchwork.plctlab.org/api/1.2/patches/1229/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915065416.1172508-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T06:54:16","name":"testsuite: Disable zero-scratch-regs-{7, 9, 11}.c on arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1230,"url":"https://patchwork.plctlab.org/api/1.2/patches/1230/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/","msgid":"<20220915082853.109235-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:28:53","name":"RISC-V: Support poly move manipulation and selftests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1231,"url":"https://patchwork.plctlab.org/api/1.2/patches/1231/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/","msgid":"<20220915083052.74903-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-09-15T08:30:52","name":"rs6000: Load high and low part of 64bit constant independently","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/mbox/"},{"id":1232,"url":"https://patchwork.plctlab.org/api/1.2/patches/1232/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/","msgid":"<20220915084130.130148-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:41:30","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1233,"url":"https://patchwork.plctlab.org/api/1.2/patches/1233/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/","msgid":"<20220915113730.19569-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T11:37:30","name":"Fix c-c++-common/goacc/mdc-2.c and g++.dg/goacc/mdc.C tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/mbox/"},{"id":1234,"url":"https://patchwork.plctlab.org/api/1.2/patches/1234/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/","msgid":"<20220915113943.264538-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T11:39:43","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1235,"url":"https://patchwork.plctlab.org/api/1.2/patches/1235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/","msgid":"<20220915120224.56342-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T12:02:24","name":"Fix c-c++-common/gomp/target-50.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/mbox/"},{"id":1236,"url":"https://patchwork.plctlab.org/api/1.2/patches/1236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/","msgid":"<20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-15T12:23:14","name":"tree-optimization/106922 - PRE and virtual operand translation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/mbox/"},{"id":1237,"url":"https://patchwork.plctlab.org/api/1.2/patches/1237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915125234.1180957-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T12:52:35","name":"[pushed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1238,"url":"https://patchwork.plctlab.org/api/1.2/patches/1238/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/","msgid":"<20220915155822.4021344-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T15:58:22","name":"c++: constraint matching, TEMPLATE_ID_EXPR, current inst","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/mbox/"},{"id":1239,"url":"https://patchwork.plctlab.org/api/1.2/patches/1239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/","msgid":"<20220915180312.1596193-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T18:03:12","name":"c++: '\''mutable'\'' within constexpr [PR92505]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/mbox/"},{"id":1240,"url":"https://patchwork.plctlab.org/api/1.2/patches/1240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/","msgid":"<20220915201627.2942314-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:16:27","name":"c++: modules ICE with typename friend declaration","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/mbox/"},{"id":1241,"url":"https://patchwork.plctlab.org/api/1.2/patches/1241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:23:26","name":"[committed] Fortran: error recovery for bad deferred character length assignment [PR104314]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/mbox/"},{"id":1242,"url":"https://patchwork.plctlab.org/api/1.2/patches/1242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/","msgid":"<20220915204623.407931-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:46:23","name":"[committed] libstdc++: Tweak TSan annotations for std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/mbox/"},{"id":1243,"url":"https://patchwork.plctlab.org/api/1.2/patches/1243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:51:32","name":"[committed] Fortran: catch NULL pointer dereferences while simplifying PACK [PR106857]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/mbox/"},{"id":1244,"url":"https://patchwork.plctlab.org/api/1.2/patches/1244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/","msgid":"<20220915225856.413536-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T22:58:56","name":"[committed] libstdc++: Remove unnecessary header from ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/mbox/"},{"id":1245,"url":"https://patchwork.plctlab.org/api/1.2/patches/1245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/","msgid":"<20220916005443.3305032-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T00:54:43","name":"Modernize ix86_builtin_vectorized_function with corresponding expanders.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/mbox/"},{"id":1246,"url":"https://patchwork.plctlab.org/api/1.2/patches/1246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/","msgid":"<20220916010659.37555-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T01:06:59","name":"[x86] Don'\''t optimize cmp mem, 0 to load mem, reg + test reg, reg","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/mbox/"},{"id":1247,"url":"https://patchwork.plctlab.org/api/1.2/patches/1247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/","msgid":"<20220916060052.48335-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T06:00:52","name":"[x86] Adjust issue_rate for latest Intel processors.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/mbox/"},{"id":1248,"url":"https://patchwork.plctlab.org/api/1.2/patches/1248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T07:58:55","name":"vect: Fix missed gather load opportunity","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/mbox/"},{"id":1249,"url":"https://patchwork.plctlab.org/api/1.2/patches/1249/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T08:05:09","name":"vect: Fix SLP layout handling of masked loads [PR106794]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/mbox/"},{"id":1250,"url":"https://patchwork.plctlab.org/api/1.2/patches/1250/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/","msgid":"<20220916100608.491243-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T10:06:08","name":"[committed] libstdc++: Document new libstdc++.so symbol versions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/mbox/"},{"id":1251,"url":"https://patchwork.plctlab.org/api/1.2/patches/1251/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/","msgid":"<2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de>","list_archive_url":null,"date":"2022-09-16T10:19:36","name":"[v4] eliminate mutex in fast path of __register_frame","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/mbox/"},{"id":1252,"url":"https://patchwork.plctlab.org/api/1.2/patches/1252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/","msgid":"<20220916122314.3826744-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2022-09-16T12:23:14","name":"[v2] MIPS: improve -march=native arch detection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/mbox/"},{"id":1253,"url":"https://patchwork.plctlab.org/api/1.2/patches/1253/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/","msgid":"<20220916124240.176613-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-16T12:42:40","name":"[pushed] c++: member fn in omp loc list [PR106858]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/mbox/"},{"id":1254,"url":"https://patchwork.plctlab.org/api/1.2/patches/1254/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/","msgid":"<20220916161759.510516-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:17:59","name":"[committed] libstdc++: Fix Doxygen commands","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/mbox/"},{"id":1256,"url":"https://patchwork.plctlab.org/api/1.2/patches/1256/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/","msgid":"<20220916161814.510563-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:14","name":"[committed] libstdc++: Remove __alloc_neq helper","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/mbox/"},{"id":1255,"url":"https://patchwork.plctlab.org/api/1.2/patches/1255/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/","msgid":"<20220916161826.510606-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:26","name":"[committed] libstdc++: Do not use nullptr in C++03-compatible code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/mbox/"},{"id":1257,"url":"https://patchwork.plctlab.org/api/1.2/patches/1257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/","msgid":"<20220916161857.510663-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:57","name":"[committed] libstdc++: Fix tr1::variate_generator::engine_value_type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/mbox/"},{"id":1258,"url":"https://patchwork.plctlab.org/api/1.2/patches/1258/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/","msgid":"<20220916184922.3274016-1-slyich@gmail.com>","list_archive_url":null,"date":"2022-09-16T18:49:22","name":"gcc/config/t-i386: add build dependencies on i386-builtin-types.inc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/mbox/"},{"id":1259,"url":"https://patchwork.plctlab.org/api/1.2/patches/1259/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/","msgid":"<20220916202127.579816-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T20:21:27","name":"[committed] libstdc++: Fix compare_exchange_padding.cc test for std::atomic_ref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/mbox/"},{"id":1360,"url":"https://patchwork.plctlab.org/api/1.2/patches/1360/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922105053.E298E1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T10:50:53","name":"tree-optimization/99407 - DSE with data-ref analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1361,"url":"https://patchwork.plctlab.org/api/1.2/patches/1361/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/","msgid":"<20220922105533.1837026-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-22T10:55:33","name":"[COMMITTED] xtensa: gcc: enable section anchors support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/mbox/"},{"id":1362,"url":"https://patchwork.plctlab.org/api/1.2/patches/1362/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/","msgid":"<20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T11:10:08","name":"tree-optimization/106922 - missed FRE/PRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/mbox/"},{"id":1363,"url":"https://patchwork.plctlab.org/api/1.2/patches/1363/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/","msgid":"<5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz>","list_archive_url":null,"date":"2022-09-22T11:10:46","name":"remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/mbox/"},{"id":1364,"url":"https://patchwork.plctlab.org/api/1.2/patches/1364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/","msgid":"<3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:26:39","name":"[v2] remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/mbox/"},{"id":1365,"url":"https://patchwork.plctlab.org/api/1.2/patches/1365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/","msgid":"<19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:51:05","name":"support -gz=zstd for both linker and assembler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/mbox/"},{"id":1366,"url":"https://patchwork.plctlab.org/api/1.2/patches/1366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/","msgid":"<8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:04:47","name":"[DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/mbox/"},{"id":1367,"url":"https://patchwork.plctlab.org/api/1.2/patches/1367/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T13:19:38","name":"tree-optimization/102801 - testcase for uninit diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1368,"url":"https://patchwork.plctlab.org/api/1.2/patches/1368/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T13:28:29","name":"libgo patch committed: Add cgo.Incomplete","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/mbox/"},{"id":1369,"url":"https://patchwork.plctlab.org/api/1.2/patches/1369/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/","msgid":"<20220922133900.142238-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-22T13:39:00","name":"c++: Implement __is_{nothrow_,}convertible [PR106784]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/mbox/"},{"id":1370,"url":"https://patchwork.plctlab.org/api/1.2/patches/1370/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/","msgid":"<744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:58:53","name":"opts: fix --help=common with '\''\\t'\'' description","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/mbox/"},{"id":1371,"url":"https://patchwork.plctlab.org/api/1.2/patches/1371/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/","msgid":"<20220922142353.1139862-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:52","name":"[committed,1/2] libstdc++: Rearrange tests for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/mbox/"},{"id":1372,"url":"https://patchwork.plctlab.org/api/1.2/patches/1372/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/","msgid":"<20220922142353.1139862-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:53","name":"[committed,2/2] libstdc++: Implement constexpr std::bitset for C++23 (P2417R2)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/mbox/"},{"id":1373,"url":"https://patchwork.plctlab.org/api/1.2/patches/1373/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/","msgid":"<20220922142515.1140135-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:25:15","name":"[committed] libiberty: Refer to Bugzilla in README","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/mbox/"},{"id":1374,"url":"https://patchwork.plctlab.org/api/1.2/patches/1374/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:02:19","name":"TYPE_{MIN/MAX}_VALUE for floats?","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/mbox/"},{"id":1375,"url":"https://patchwork.plctlab.org/api/1.2/patches/1375/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:56:35","name":"[RFC] __trunc{tf,xf,df,sf,hf}bf2, __truncbfhf2 and __extendbfsf2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/mbox/"},{"id":1376,"url":"https://patchwork.plctlab.org/api/1.2/patches/1376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/","msgid":"<20220922164057.4107373-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-22T16:40:58","name":"testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1377,"url":"https://patchwork.plctlab.org/api/1.2/patches/1377/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/","msgid":"<20220922164752.2566043-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:47:52","name":"Add debug functions for REAL_VALUE_TYPE.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/mbox/"},{"id":1379,"url":"https://patchwork.plctlab.org/api/1.2/patches/1379/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/","msgid":"<20220922164911.2566143-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:10","name":"frange: dump hex values when dumping FP numbers.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/mbox/"},{"id":1378,"url":"https://patchwork.plctlab.org/api/1.2/patches/1378/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/","msgid":"<20220922164911.2566143-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:11","name":"frange: drop endpoints to min/max representable numbers for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/mbox/"},{"id":1380,"url":"https://patchwork.plctlab.org/api/1.2/patches/1380/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/","msgid":"<0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com>","list_archive_url":null,"date":"2022-09-22T17:06:16","name":"[_GLIBCXX_DEBUG,_GLIBCXX_INLINE_VERSION] Add missing printers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/mbox/"},{"id":1381,"url":"https://patchwork.plctlab.org/api/1.2/patches/1381/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/","msgid":"<20220922182502.3218391-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:25:02","name":"c++ modules: ICE with class NTTP argument [PR100616]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/mbox/"},{"id":1382,"url":"https://patchwork.plctlab.org/api/1.2/patches/1382/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:53:24","name":"[01/17] Replace another snippet with a call to, gimple_range_ssa_names.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/mbox/"},{"id":1383,"url":"https://patchwork.plctlab.org/api/1.2/patches/1383/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/","msgid":"<1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:55:20","name":"[02/17] Adjust range_op_handler to store the handler directly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/mbox/"},{"id":1384,"url":"https://patchwork.plctlab.org/api/1.2/patches/1384/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/","msgid":"<6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:56:29","name":"[03/17] Create gimple_range_op_handler in a new source file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/mbox/"},{"id":1385,"url":"https://patchwork.plctlab.org/api/1.2/patches/1385/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:58:04","name":"[04/17] Fix calc_op1 for undefined op2_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/mbox/"},{"id":1386,"url":"https://patchwork.plctlab.org/api/1.2/patches/1386/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/","msgid":"<78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:59:22","name":"[05/17] Add missing float fold_range prototype for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/mbox/"},{"id":1387,"url":"https://patchwork.plctlab.org/api/1.2/patches/1387/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/","msgid":"<35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:00:27","name":"[06/17] Always check the return value of fold_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/mbox/"},{"id":1388,"url":"https://patchwork.plctlab.org/api/1.2/patches/1388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/","msgid":"<4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:01:37","name":"[07/17] Add range-ops support for builtin functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/mbox/"},{"id":1389,"url":"https://patchwork.plctlab.org/api/1.2/patches/1389/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/","msgid":"<37539494-f250-1f45-1dbd-e3f82c296136@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:02:23","name":"[08/17] Convert CFN_BUILT_IN_SIGNBIT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/mbox/"},{"id":1390,"url":"https://patchwork.plctlab.org/api/1.2/patches/1390/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/","msgid":"<99671c98-c81e-1fa3-b851-263492a54669@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:08","name":"[09/17] Convert CFN_BUILT_IN_TOUPPER and TOLOWER to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/mbox/"},{"id":1391,"url":"https://patchwork.plctlab.org/api/1.2/patches/1391/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:13","name":"[10/17] Convert CFN_BUILT_FFS and CFN_POPCOUNT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/mbox/"},{"id":1392,"url":"https://patchwork.plctlab.org/api/1.2/patches/1392/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:19","name":"[11/17] Convert CFN_CLZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/mbox/"},{"id":1393,"url":"https://patchwork.plctlab.org/api/1.2/patches/1393/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/","msgid":"<622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:36","name":"[12/17] Convert CFN_CTZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/mbox/"},{"id":1395,"url":"https://patchwork.plctlab.org/api/1.2/patches/1395/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:14","name":"[13/17] Convert CFN_BUILT_IN_CLRSB to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/mbox/"},{"id":1394,"url":"https://patchwork.plctlab.org/api/1.2/patches/1394/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:50","name":"[14/17] Convert CFN_BUILT_IN_UBSAN_CHECK_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/mbox/"},{"id":1396,"url":"https://patchwork.plctlab.org/api/1.2/patches/1396/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:08:16","name":"[15/17] Convert CFN_BUILT_IN_STRLEN to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/mbox/"},{"id":1397,"url":"https://patchwork.plctlab.org/api/1.2/patches/1397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:07","name":"[16/17] Convert CFN_BUILT_IN_GOACC_DIM_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/mbox/"},{"id":1398,"url":"https://patchwork.plctlab.org/api/1.2/patches/1398/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:45","name":"[17/17] Convert CFN_BUILT_IN_PARITY to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/mbox/"},{"id":1399,"url":"https://patchwork.plctlab.org/api/1.2/patches/1399/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-23T06:30:38","name":"attribs: Improve diagnostics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/mbox/"},{"id":1400,"url":"https://patchwork.plctlab.org/api/1.2/patches/1400/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/","msgid":"<20220923064254.326775-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-23T06:42:54","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/mbox/"},{"id":1401,"url":"https://patchwork.plctlab.org/api/1.2/patches/1401/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923084330.4131742-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T08:43:31","name":"[testsuite,arm] Fix cmse-15.c expected output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1402,"url":"https://patchwork.plctlab.org/api/1.2/patches/1402/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:17:23","name":"[2/2] AArch64 Add support for neg on v1df","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/mbox/"},{"id":1403,"url":"https://patchwork.plctlab.org/api/1.2/patches/1403/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:18:14","name":"middle-end Recognize more conditional comparisons idioms.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/mbox/"},{"id":1404,"url":"https://patchwork.plctlab.org/api/1.2/patches/1404/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:21:20","name":"middle-end fix floating out of constants in conditionals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/mbox/"},{"id":1405,"url":"https://patchwork.plctlab.org/api/1.2/patches/1405/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:23:03","name":"[testsuite] : make check-functions-body dump expected and seen cases on failure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/mbox/"},{"id":1406,"url":"https://patchwork.plctlab.org/api/1.2/patches/1406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:24:56","name":"[1/2] middle-end: RFC: On expansion of conditional branches, give hint if argument is a truth type to backend","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/mbox/"},{"id":1407,"url":"https://patchwork.plctlab.org/api/1.2/patches/1407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:25:26","name":"[2/2] AArch64 Extend tbz pattern to allow SI to SI extensions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/mbox/"},{"id":1408,"url":"https://patchwork.plctlab.org/api/1.2/patches/1408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:08","name":"[1/4] middle-end Support not decomposing specific divisions during vectorization.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/mbox/"},{"id":1411,"url":"https://patchwork.plctlab.org/api/1.2/patches/1411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:27","name":"[2/4] AArch64 Add implementation for pow2 bitmask division.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/mbox/"},{"id":1409,"url":"https://patchwork.plctlab.org/api/1.2/patches/1409/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:46","name":"[3/4] AArch64 Add SVE2 implementation for pow2 bitmask division","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/mbox/"},{"id":1410,"url":"https://patchwork.plctlab.org/api/1.2/patches/1410/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:34:09","name":"[4/4] AArch64 sve2: rewrite pack + NARROWB + NARROWB to NARROWB + NARROWT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/mbox/"},{"id":1412,"url":"https://patchwork.plctlab.org/api/1.2/patches/1412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T10:39:43","name":"[committed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/mbox/"},{"id":1413,"url":"https://patchwork.plctlab.org/api/1.2/patches/1413/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:42:12","name":"[1/2] middle-end Fold BIT_FIELD_REF and Shifts into BIT_FIELD_REFs alone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/mbox/"},{"id":1414,"url":"https://patchwork.plctlab.org/api/1.2/patches/1414/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:43:18","name":"[2/2] AArch64 Perform more late folding of reg moves and shifts which arrive after expand","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/mbox/"},{"id":1415,"url":"https://patchwork.plctlab.org/api/1.2/patches/1415/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/","msgid":"<20220923115838.1327654-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:58:38","name":"[committed] libstdc++: Optimize std::bitset::to_string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/mbox/"},{"id":1416,"url":"https://patchwork.plctlab.org/api/1.2/patches/1416/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/","msgid":"<20220923115950.1327715-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:59:50","name":"[committed] libstdc++: Enable constexpr std::bitset for debug mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/mbox/"},{"id":1417,"url":"https://patchwork.plctlab.org/api/1.2/patches/1417/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923120331.4136741-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T12:03:32","name":"testsuite: Verify that module-mapper is avialable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1418,"url":"https://patchwork.plctlab.org/api/1.2/patches/1418/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/","msgid":"<20220923123258.176D213A00@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-23T12:32:57","name":"tree-optimization/106922 - extend same-val clobber FRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/mbox/"},{"id":1419,"url":"https://patchwork.plctlab.org/api/1.2/patches/1419/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/","msgid":"<20220923125830.2715538-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-23T12:58:30","name":"[COMMITTED] frange: Make the setter taking trees a wrapper.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/mbox/"},{"id":1420,"url":"https://patchwork.plctlab.org/api/1.2/patches/1420/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/","msgid":"<20220923135914.24219-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-23T13:59:14","name":"[v2] libgo: Portable access to thread ID in struct sigevent","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/mbox/"},{"id":1421,"url":"https://patchwork.plctlab.org/api/1.2/patches/1421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/","msgid":"<20220923141522.1393426-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T14:15:22","name":"[committed] libstdc++: Micro-optimizaion for std::bitset stream extraction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/mbox/"},{"id":1422,"url":"https://patchwork.plctlab.org/api/1.2/patches/1422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T15:24:23","name":"OpenACC: Fix reduction tree-sharing issue [PR106982]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/mbox/"},{"id":1423,"url":"https://patchwork.plctlab.org/api/1.2/patches/1423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/","msgid":"<878rmaqetf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-09-23T15:40:44","name":"[og12] Come up with {,UN}LIKELY macros (was: [Patch][2/3][v2] nvptx: libgomp+mkoffload.cc: Prepare for reverse offload fn lookup)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1424,"url":"https://patchwork.plctlab.org/api/1.2/patches/1424/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/","msgid":"<20220923154924.GA66899@adacore.com>","list_archive_url":null,"date":"2022-09-23T15:49:24","name":"Fix thinko in powerpc default specs for -mabi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/mbox/"},{"id":1425,"url":"https://patchwork.plctlab.org/api/1.2/patches/1425/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/","msgid":"<20220923184026.379494-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-23T18:40:26","name":"c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/mbox/"},{"id":1426,"url":"https://patchwork.plctlab.org/api/1.2/patches/1426/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923184344.4147951-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T18:43:44","name":"Fix typo in chapter level for RISC-V attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1427,"url":"https://patchwork.plctlab.org/api/1.2/patches/1427/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T18:53:16","name":"Fix profile count comparison.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1428,"url":"https://patchwork.plctlab.org/api/1.2/patches/1428/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-23T21:24:07","name":"[committed] testsuite: Add more C2x tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/mbox/"},{"id":1429,"url":"https://patchwork.plctlab.org/api/1.2/patches/1429/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/","msgid":"<20220924000747.1717312-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:47","name":"[committed] libstdc++: Fix std::is_nothrow_invocable_r for uncopyable prvalues [PR91456]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/mbox/"},{"id":1430,"url":"https://patchwork.plctlab.org/api/1.2/patches/1430/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/","msgid":"<20220924000753.1717363-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:53","name":"[committed] libstdc++: Add test for type traits not having friend access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/mbox/"},{"id":1431,"url":"https://patchwork.plctlab.org/api/1.2/patches/1431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/","msgid":"<20220924011611.433106-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-24T01:16:11","name":"c++: P2513R4, char8_t Compatibility and Portability Fix [PR106656]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/mbox/"},{"id":1432,"url":"https://patchwork.plctlab.org/api/1.2/patches/1432/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/","msgid":"<20220924124722.1946365-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-24T12:47:22","name":"LoongArch: Use UNSPEC for fmin/fmax RTL pattern [PR105414]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/mbox/"},{"id":1433,"url":"https://patchwork.plctlab.org/api/1.2/patches/1433/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/","msgid":"<20220924141912.1892292-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T14:19:12","name":"[committed] libstdc++: Simplify detection idiom using concepts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/mbox/"},{"id":1434,"url":"https://patchwork.plctlab.org/api/1.2/patches/1434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/","msgid":"<20220925112537.2209847-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-25T11:25:37","name":"LoongArch: Add prefetch instruction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/mbox/"},{"id":1435,"url":"https://patchwork.plctlab.org/api/1.2/patches/1435/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-25T16:28:55","name":"[RFA] Minor improvement to coremark, avoid unconditional jump to return","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/mbox/"},{"id":1436,"url":"https://patchwork.plctlab.org/api/1.2/patches/1436/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/","msgid":"","list_archive_url":null,"date":"2022-09-25T21:04:36","name":"Proxy ping [PATCH] Fortran: Fix ICE and wrong code for assumed-rank arrays [PR100029, PR100040]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/mbox/"},{"id":1437,"url":"https://patchwork.plctlab.org/api/1.2/patches/1437/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/","msgid":"<20220926020010.779566-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:00:10","name":"LoongArch: Libvtv add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/mbox/"},{"id":1438,"url":"https://patchwork.plctlab.org/api/1.2/patches/1438/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/","msgid":"<20220926020504.791159-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:05:04","name":"LoongArch: Libitm add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/mbox/"},{"id":1439,"url":"https://patchwork.plctlab.org/api/1.2/patches/1439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/","msgid":"<20220926031434.47605-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-26T03:14:34","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/mbox/"},{"id":1440,"url":"https://patchwork.plctlab.org/api/1.2/patches/1440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/","msgid":"<1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com>","list_archive_url":null,"date":"2022-09-26T03:35:28","name":"[v7,rs6000] Implemented f[min/max]_optab by xs[min/max]dp [PR103605]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/mbox/"},{"id":1441,"url":"https://patchwork.plctlab.org/api/1.2/patches/1441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/","msgid":"<20220926051937.729321-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2022-09-26T05:19:37","name":"testsuite: Fix up avx256-unaligned-store-3.c test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/mbox/"},{"id":1442,"url":"https://patchwork.plctlab.org/api/1.2/patches/1442/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/","msgid":"<20220926065604.783193-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-09-26T06:56:04","name":"Optimize nested permutation to single VEC_PERM_EXPR [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/mbox/"},{"id":1443,"url":"https://patchwork.plctlab.org/api/1.2/patches/1443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/","msgid":"<20220926065805.15717-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-26T06:58:05","name":"LoongArch: Pass cache information to optimizer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/mbox/"},{"id":1444,"url":"https://patchwork.plctlab.org/api/1.2/patches/1444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/","msgid":"<1836c77d-56f0-fd92-6453-9978b246c969@suse.cz>","list_archive_url":null,"date":"2022-09-26T07:46:25","name":"[pushed] ranger: remove unused function","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/mbox/"},{"id":1463,"url":"https://patchwork.plctlab.org/api/1.2/patches/1463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T08:30:44","name":"reassoc: Handle OFFSET_TYPE like POINTER_TYPE in optimize_range_tests_cmp_bitwise [PR107029[","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/mbox/"},{"id":1445,"url":"https://patchwork.plctlab.org/api/1.2/patches/1445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/","msgid":"<20220926091315.272096-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:15","name":"[COMMITED] ada: Tune comment of routine for detecting junk names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/mbox/"},{"id":1447,"url":"https://patchwork.plctlab.org/api/1.2/patches/1447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/","msgid":"<20220926091326.272406-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:26","name":"[COMMITED] ada: Deconstruct build support for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/mbox/"},{"id":1446,"url":"https://patchwork.plctlab.org/api/1.2/patches/1446/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/","msgid":"<20220926091333.272502-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:33","name":"[COMMITED] ada: Remove definition of MAXPATHLEN for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/mbox/"},{"id":1449,"url":"https://patchwork.plctlab.org/api/1.2/patches/1449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/","msgid":"<20220926091341.272596-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:41","name":"[COMMITED] ada: Remove socket definitions for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/mbox/"},{"id":1448,"url":"https://patchwork.plctlab.org/api/1.2/patches/1448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/","msgid":"<20220926091437.272873-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:37","name":"[COMMITED] ada: Improve accessibility check generation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/mbox/"},{"id":1451,"url":"https://patchwork.plctlab.org/api/1.2/patches/1451/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/","msgid":"<20220926091453.273010-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:53","name":"[COMMITED] ada: Only reject volatile ghost objects when SPARK_Mode is On","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/mbox/"},{"id":1450,"url":"https://patchwork.plctlab.org/api/1.2/patches/1450/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/","msgid":"<20220926091458.273107-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:58","name":"[COMMITED] ada: Delay expansion of iterated component association","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/mbox/"},{"id":1454,"url":"https://patchwork.plctlab.org/api/1.2/patches/1454/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/","msgid":"<20220926091505.273202-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:05","name":"[COMMITED] ada: Delay expansion of iterator specification in preanalysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/mbox/"},{"id":1456,"url":"https://patchwork.plctlab.org/api/1.2/patches/1456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/","msgid":"<20220926091511.273296-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:11","name":"[COMMITED] ada: Make Original_Aspect_Pragma_Name more precise","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/mbox/"},{"id":1453,"url":"https://patchwork.plctlab.org/api/1.2/patches/1453/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/","msgid":"<20220926091516.273390-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:16","name":"[COMMITED] ada: Document support for the mold linker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/mbox/"},{"id":1455,"url":"https://patchwork.plctlab.org/api/1.2/patches/1455/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/","msgid":"<20220926091522.273508-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:22","name":"[COMMITED] ada: Improve CUDA host-side and device-side binder support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/mbox/"},{"id":1452,"url":"https://patchwork.plctlab.org/api/1.2/patches/1452/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/","msgid":"<20220926091526.273603-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:26","name":"[COMMITED] ada: Document Long_Long_Long_Size parameter for -gnateT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/mbox/"},{"id":1458,"url":"https://patchwork.plctlab.org/api/1.2/patches/1458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/","msgid":"<20220926091531.273721-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:31","name":"[COMMITED] ada: Remove unreferenced C macro from OS constants template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/mbox/"},{"id":1457,"url":"https://patchwork.plctlab.org/api/1.2/patches/1457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/","msgid":"<20220926091537.273815-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:37","name":"[COMMITED] ada: Remove unreferenced Rtsfind entries","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/mbox/"},{"id":1460,"url":"https://patchwork.plctlab.org/api/1.2/patches/1460/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/","msgid":"<20220926091542.273909-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:42","name":"[COMMITED] ada: Fix location of pragmas coming from aspects in top-level instances","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/mbox/"},{"id":1459,"url":"https://patchwork.plctlab.org/api/1.2/patches/1459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/","msgid":"<20220926091626.274146-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:16:26","name":"[COMMITED] ada: Doc: rename Valid_Image to Valid_Value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/mbox/"},{"id":1461,"url":"https://patchwork.plctlab.org/api/1.2/patches/1461/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/","msgid":"<20220926091739.274489-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:17:39","name":"[COMMITED] ada: Remove GNATmetric'\''s documentation from GNAT'\''s documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/mbox/"},{"id":1462,"url":"https://patchwork.plctlab.org/api/1.2/patches/1462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/","msgid":"<72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz>","list_archive_url":null,"date":"2022-09-26T10:07:56","name":"[pushed] s390: fix wrong refactoring","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/mbox/"},{"id":1464,"url":"https://patchwork.plctlab.org/api/1.2/patches/1464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/","msgid":"<20220926121759.3179767-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:18:00","name":"[PR107009] Set ranges from unreachable edges for all known ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/mbox/"},{"id":1465,"url":"https://patchwork.plctlab.org/api/1.2/patches/1465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/","msgid":"<20220926125953.2149422-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:59:53","name":"[committed] libstdc++: Add #if around non-C++03 code in std::bitset [PR107037]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/mbox/"},{"id":1466,"url":"https://patchwork.plctlab.org/api/1.2/patches/1466/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/","msgid":"<20220926143620.24037-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-26T14:36:20","name":"c++ modules: variable template partial spec fixes [PR107033]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/mbox/"},{"id":1467,"url":"https://patchwork.plctlab.org/api/1.2/patches/1467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/","msgid":"<1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:16:44","name":"Update my email address and DCO entry in MAINTAINERS file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/mbox/"},{"id":1468,"url":"https://patchwork.plctlab.org/api/1.2/patches/1468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/","msgid":"<645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:20:53","name":"Update for gcc steering committee page","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/mbox/"},{"id":1469,"url":"https://patchwork.plctlab.org/api/1.2/patches/1469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/","msgid":"<20220926152258.20921-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-26T15:22:58","name":"c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/mbox/"},{"id":1470,"url":"https://patchwork.plctlab.org/api/1.2/patches/1470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:25:36","name":"[v2] c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/mbox/"},{"id":1471,"url":"https://patchwork.plctlab.org/api/1.2/patches/1471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:36:23","name":"openmp: Add OpenMP assume, assumes and begin/end assumes support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/mbox/"},{"id":1472,"url":"https://patchwork.plctlab.org/api/1.2/patches/1472/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/","msgid":"<20220926172441.3219466-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T17:24:41","name":"[COMMITTED] Optimize [0 = x & MASK] in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/mbox/"},{"id":1473,"url":"https://patchwork.plctlab.org/api/1.2/patches/1473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/","msgid":"<073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz>","list_archive_url":null,"date":"2022-09-26T19:05:20","name":"[pushed] docs: add missing dash in option name","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/mbox/"},{"id":1474,"url":"https://patchwork.plctlab.org/api/1.2/patches/1474/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T19:54:13","name":"[v2] c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/mbox/"},{"id":1475,"url":"https://patchwork.plctlab.org/api/1.2/patches/1475/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/","msgid":"<20220926222725.GA19652@ldh-imac.local>","list_archive_url":null,"date":"2022-09-26T22:27:25","name":"Ping^3: [PATCH] libcpp: Handle extended characters in user-defined literal suffix [PR103902]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/mbox/"},{"id":1477,"url":"https://patchwork.plctlab.org/api/1.2/patches/1477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/","msgid":"<20220926224904.2235882-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:04","name":"[committed] libstdc++: Use new built-ins for std::is_convertible traits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/mbox/"},{"id":1476,"url":"https://patchwork.plctlab.org/api/1.2/patches/1476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/","msgid":"<20220926224909.2235959-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:09","name":"[committed] libstdc++: Update std::pointer_traits to match new LWG 3545 wording","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/mbox/"},{"id":1478,"url":"https://patchwork.plctlab.org/api/1.2/patches/1478/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/","msgid":"<20220927002334.651057-2-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:33","name":"[v5,1/2] asan: specify alignment for LASANPC labels","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/mbox/"},{"id":1479,"url":"https://patchwork.plctlab.org/api/1.2/patches/1479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/","msgid":"<20220927002334.651057-3-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:34","name":"[v5,2/2] IBM zSystems: Define CODE_LABEL_BOUNDARY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/mbox/"},{"id":1480,"url":"https://patchwork.plctlab.org/api/1.2/patches/1480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/","msgid":"<4086807d-97d1-ec58-1617-24dda537010a@gmail.com>","list_archive_url":null,"date":"2022-09-27T01:12:23","name":"libgompd: Add thread handles","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/mbox/"},{"id":1481,"url":"https://patchwork.plctlab.org/api/1.2/patches/1481/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/","msgid":"<20220927031639.186950-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T03:16:39","name":"Libvtv-test: Fix the problem that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/mbox/"},{"id":1482,"url":"https://patchwork.plctlab.org/api/1.2/patches/1482/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/","msgid":"<20220927060228.573975-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T06:02:28","name":"[v2] Libvtv-test: Fix bug that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/mbox/"},{"id":1483,"url":"https://patchwork.plctlab.org/api/1.2/patches/1483/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/","msgid":"<86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com>","list_archive_url":null,"date":"2022-09-27T06:19:16","name":"[committed] Fix ICE'\''s due to jump-to-return optimization changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/mbox/"},{"id":1488,"url":"https://patchwork.plctlab.org/api/1.2/patches/1488/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/","msgid":"<20220927074928.804896-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T07:49:29","name":"[v2] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/mbox/"},{"id":1484,"url":"https://patchwork.plctlab.org/api/1.2/patches/1484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/","msgid":"<20220927084453.3409529-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:44:53","name":"[COMMITTED] Add an irange setter for wide_ints.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/mbox/"},{"id":1485,"url":"https://patchwork.plctlab.org/api/1.2/patches/1485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T08:45:25","name":"[RFC] libstdc++: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/mbox/"},{"id":1486,"url":"https://patchwork.plctlab.org/api/1.2/patches/1486/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/","msgid":"<20220927084606.3409637-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:46:06","name":"[COMMITTED] irange: keep better track of powers of 2.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/mbox/"},{"id":1487,"url":"https://patchwork.plctlab.org/api/1.2/patches/1487/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/","msgid":"<20220927092608.228176-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-27T09:26:08","name":"RISC-V: Add ABI-defined RVV types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1489,"url":"https://patchwork.plctlab.org/api/1.2/patches/1489/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/","msgid":"<20220927103510.2321453-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T10:35:10","name":"c++: Make __is_{, nothrow_}convertible SFINAE on access [PR107049]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/mbox/"},{"id":1490,"url":"https://patchwork.plctlab.org/api/1.2/patches/1490/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T10:36:16","name":"[committed] fixincludes: FIx up for Debian/Ubuntu includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/mbox/"},{"id":1491,"url":"https://patchwork.plctlab.org/api/1.2/patches/1491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/","msgid":"<20220927110013.2378598-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T11:00:13","name":"[committed] libstdc++: Adjust deduction guides for static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/mbox/"},{"id":1492,"url":"https://patchwork.plctlab.org/api/1.2/patches/1492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/","msgid":"<20220927144019.194796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-27T14:40:20","name":"testsuite: Skip intrinsics test if arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1493,"url":"https://patchwork.plctlab.org/api/1.2/patches/1493/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/","msgid":"<20220927150131.3487543-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T15:01:31","name":"[COMMITTED] range-ops: Calculate the popcount of a singleton.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/mbox/"},{"id":1494,"url":"https://patchwork.plctlab.org/api/1.2/patches/1494/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/","msgid":"<20220927151214.1082396-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-27T15:12:14","name":"Don'\''t ICE running selftests if errors were raised [PR99723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/mbox/"},{"id":1495,"url":"https://patchwork.plctlab.org/api/1.2/patches/1495/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T16:28:59","name":"libgo patch committed: Synchronize empty struct field handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/mbox/"},{"id":1496,"url":"https://patchwork.plctlab.org/api/1.2/patches/1496/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:05:29","name":"Fortran: error recovery while simplifying intrinsic UNPACK [PR107054]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/mbox/"},{"id":1497,"url":"https://patchwork.plctlab.org/api/1.2/patches/1497/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/","msgid":"<20220927195030.2024439-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:29","name":"[1/2] c++: introduce TRAIT_TYPE alongside TRAIT_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/mbox/"},{"id":1498,"url":"https://patchwork.plctlab.org/api/1.2/patches/1498/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/","msgid":"<20220927195030.2024439-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:30","name":"[2/2] c++: implement __remove_cv, __remove_reference and __remove_cvref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/mbox/"},{"id":1499,"url":"https://patchwork.plctlab.org/api/1.2/patches/1499/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:53:56","name":"[RFA] Avoid unnecessary load-immediate in coremark","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/mbox/"},{"id":1500,"url":"https://patchwork.plctlab.org/api/1.2/patches/1500/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T20:26:10","name":"[v3] c++: Implement C++23 P2266R1, Simpler implicit move [PR101165]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/mbox/"},{"id":1501,"url":"https://patchwork.plctlab.org/api/1.2/patches/1501/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/","msgid":"<20220927233454.144656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-09-27T23:34:54","name":"i386: Mark XMM4-XMM6 as clobbered by encodekey128/encodekey256","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/mbox/"},{"id":1502,"url":"https://patchwork.plctlab.org/api/1.2/patches/1502/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T00:39:18","name":"[PUSHED] Fix AutoFDO tests to not look for hot/cold splitting.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1503,"url":"https://patchwork.plctlab.org/api/1.2/patches/1503/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/","msgid":"<9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com>","list_archive_url":null,"date":"2022-09-28T05:30:46","name":"rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/mbox/"},{"id":1504,"url":"https://patchwork.plctlab.org/api/1.2/patches/1504/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T06:35:29","name":"Add OPTIONS_H_EXTRA to GTFILES","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/mbox/"},{"id":1505,"url":"https://patchwork.plctlab.org/api/1.2/patches/1505/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T07:39:44","name":"[wwwdocs] gcc-13/changes.html: Add nvptx'\''s --with-arch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/mbox/"},{"id":1506,"url":"https://patchwork.plctlab.org/api/1.2/patches/1506/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/","msgid":"<98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T08:31:20","name":"[committed] libgomp.texi: Status '\''P'\'' for '\''assume'\'', remove duplicated line","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/mbox/"},{"id":1507,"url":"https://patchwork.plctlab.org/api/1.2/patches/1507/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/","msgid":"<20220928121926.13280-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-28T12:19:26","name":"arm: Define __ARM_FEATURE_AES and __ARM_FEATURE_SHA2 when march +crypto is selected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/mbox/"},{"id":1508,"url":"https://patchwork.plctlab.org/api/1.2/patches/1508/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/","msgid":"<20220928132024.64984-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T13:20:24","name":"OpenACC: whole struct vs. component mappings (PR107028)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/mbox/"},{"id":1509,"url":"https://patchwork.plctlab.org/api/1.2/patches/1509/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/","msgid":"<87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T15:05:38","name":"vect: while_ult for integer mask","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/mbox/"},{"id":1510,"url":"https://patchwork.plctlab.org/api/1.2/patches/1510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-28T18:19:43","name":"fixincludes: Fix up powerpc floatn.h tweaks [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/mbox/"},{"id":1511,"url":"https://patchwork.plctlab.org/api/1.2/patches/1511/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:42:01","name":"Fix gdb printers for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/mbox/"},{"id":1512,"url":"https://patchwork.plctlab.org/api/1.2/patches/1512/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:44:29","name":"c++: Add DECL_NTTP_OBJECT_P lang flag","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/mbox/"},{"id":1513,"url":"https://patchwork.plctlab.org/api/1.2/patches/1513/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/","msgid":"<20220928211501.2647123-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-09-28T21:15:01","name":"[v2] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":1514,"url":"https://patchwork.plctlab.org/api/1.2/patches/1514/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/","msgid":"<20220928212634.1275032-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-28T21:26:34","name":"c++: Remove maybe-rvalue OR in implicit move","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/mbox/"},{"id":1515,"url":"https://patchwork.plctlab.org/api/1.2/patches/1515/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/","msgid":"<20220928233554.2670010-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:35:54","name":"[committed] libstdc++: Make INVOKE refuse to create dangling references [PR70692]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/mbox/"},{"id":1516,"url":"https://patchwork.plctlab.org/api/1.2/patches/1516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/","msgid":"<20220928233634.2670028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:36:34","name":"[committed] libstdc++: Disable volatile-qualified std::bind for C++20","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/mbox/"},{"id":1517,"url":"https://patchwork.plctlab.org/api/1.2/patches/1517/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/","msgid":"<20220929050051.30330-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-29T05:00:51","name":"Check nonlinear iv in vect_can_advance_ivs_p.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/mbox/"},{"id":1518,"url":"https://patchwork.plctlab.org/api/1.2/patches/1518/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T07:06:48","name":"driver, cppdefault: Unbreak bootstrap on Debian/Ubuntu [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/mbox/"},{"id":1519,"url":"https://patchwork.plctlab.org/api/1.2/patches/1519/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/","msgid":"<20220929091021.359477-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:21","name":"[COMMITED] ada: Fix checking of Refined_State with nested package renamings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/mbox/"},{"id":1520,"url":"https://patchwork.plctlab.org/api/1.2/patches/1520/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/","msgid":"<20220929091050.359634-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:50","name":"[COMMITED] ada: Improve efficiency of slice-of-component assignment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/mbox/"},{"id":1521,"url":"https://patchwork.plctlab.org/api/1.2/patches/1521/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/","msgid":"<20220929091106.359762-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:06","name":"[COMMITED] ada: Further tweak new expansion of contracts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/mbox/"},{"id":1522,"url":"https://patchwork.plctlab.org/api/1.2/patches/1522/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/","msgid":"<20220929091119.359856-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:19","name":"[COMMITED] ada: Remove duplicated doc comment section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/mbox/"},{"id":1523,"url":"https://patchwork.plctlab.org/api/1.2/patches/1523/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:01:43","name":"i386, rs6000, ia64, s390: Fix C++ ICEs with _Float64x or _Float128 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/mbox/"},{"id":1524,"url":"https://patchwork.plctlab.org/api/1.2/patches/1524/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:28:05","name":"[v2,DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/mbox/"},{"id":1525,"url":"https://patchwork.plctlab.org/api/1.2/patches/1525/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:35","name":"[01/17] aarch64: Rename AARCH64_ISA architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/mbox/"},{"id":1526,"url":"https://patchwork.plctlab.org/api/1.2/patches/1526/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:46","name":"[02/17] aarch64: Rename AARCH64_FL architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/mbox/"},{"id":1528,"url":"https://patchwork.plctlab.org/api/1.2/patches/1528/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:02","name":"[03/17] aarch64: Rename AARCH64_FL_FOR_ARCH macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/mbox/"},{"id":1527,"url":"https://patchwork.plctlab.org/api/1.2/patches/1527/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:15","name":"[04/17] aarch64: Add \"V\" to aarch64-arches.def names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/mbox/"},{"id":1529,"url":"https://patchwork.plctlab.org/api/1.2/patches/1529/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:28","name":"[05/17] aarch64: Small config.gcc cleanups","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/mbox/"},{"id":1531,"url":"https://patchwork.plctlab.org/api/1.2/patches/1531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:41","name":"[06/17] aarch64: Avoid redundancy in aarch64-cores.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/mbox/"},{"id":1530,"url":"https://patchwork.plctlab.org/api/1.2/patches/1530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:53","name":"[07/17] aarch64: Remove AARCH64_FL_RCPC8_4 [PR107025]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/mbox/"},{"id":1534,"url":"https://patchwork.plctlab.org/api/1.2/patches/1534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:06","name":"[08/17] aarch64: Fix transitive closure of features","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/mbox/"},{"id":1532,"url":"https://patchwork.plctlab.org/api/1.2/patches/1532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:18","name":"[09/17] aarch64: Reorder an entry in aarch64-option-extensions.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/mbox/"},{"id":1536,"url":"https://patchwork.plctlab.org/api/1.2/patches/1536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:33","name":"[10/17] aarch64: Simplify feature definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/mbox/"},{"id":1539,"url":"https://patchwork.plctlab.org/api/1.2/patches/1539/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:45","name":"[11/17] aarch64: Simplify generation of .arch strings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/mbox/"},{"id":1533,"url":"https://patchwork.plctlab.org/api/1.2/patches/1533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:57","name":"[12/17] aarch64: Avoid std::string in static data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/mbox/"},{"id":1540,"url":"https://patchwork.plctlab.org/api/1.2/patches/1540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:09","name":"[13/17] aarch64: Tweak constness of option-related data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/mbox/"},{"id":1537,"url":"https://patchwork.plctlab.org/api/1.2/patches/1537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:29","name":"[14/17] aarch64: Make more use of aarch64_feature_flags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/mbox/"},{"id":1535,"url":"https://patchwork.plctlab.org/api/1.2/patches/1535/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:41","name":"[15/17] aarch64: Tweak contents of flags_on/off fields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/mbox/"},{"id":1538,"url":"https://patchwork.plctlab.org/api/1.2/patches/1538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:53","name":"[16/17] aarch64: Tweak handling of -mgeneral-regs-only","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/mbox/"},{"id":1541,"url":"https://patchwork.plctlab.org/api/1.2/patches/1541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:43:06","name":"[17/17] aarch64: Remove redundant TARGET_* checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/mbox/"},{"id":1542,"url":"https://patchwork.plctlab.org/api/1.2/patches/1542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:44:09","name":"[pushed] data-ref: Fix ranges_maybe_overlap_p test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/mbox/"},{"id":1543,"url":"https://patchwork.plctlab.org/api/1.2/patches/1543/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/","msgid":"<20220929110723.277330-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-29T11:07:23","name":"[Unfinished] Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1544,"url":"https://patchwork.plctlab.org/api/1.2/patches/1544/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/","msgid":"<31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org>","list_archive_url":null,"date":"2022-09-29T11:43:38","name":"c++: import/export NTTP objects","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/mbox/"},{"id":1545,"url":"https://patchwork.plctlab.org/api/1.2/patches/1545/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/","msgid":"<20220929115423.2725537-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-29T11:54:23","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/mbox/"},{"id":1546,"url":"https://patchwork.plctlab.org/api/1.2/patches/1546/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/","msgid":"<20220929144912.21826-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-29T14:49:12","name":"libgo: use _off_t for mmap offset argument","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/mbox/"},{"id":1548,"url":"https://patchwork.plctlab.org/api/1.2/patches/1548/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/","msgid":"<20220929145727.269135-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-29T14:57:27","name":"testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/mbox/"},{"id":1547,"url":"https://patchwork.plctlab.org/api/1.2/patches/1547/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/","msgid":"<20220929145740.4846-1-shorne@gmail.com>","list_archive_url":null,"date":"2022-09-29T14:57:40","name":"or1k: Only define TARGET_HAVE_TLS when HAVE_AS_TLS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/mbox/"},{"id":1549,"url":"https://patchwork.plctlab.org/api/1.2/patches/1549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/","msgid":"<20220929150504.829703-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-29T15:05:04","name":"[RFC] c++: streamline process for adding new builtin trait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/mbox/"},{"id":1550,"url":"https://patchwork.plctlab.org/api/1.2/patches/1550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:45:38","name":"[12/15,V2] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/mbox/"},{"id":1551,"url":"https://patchwork.plctlab.org/api/1.2/patches/1551/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:55:50","name":"[RFC] c++, i386, arm, aarch64, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/mbox/"},{"id":1552,"url":"https://patchwork.plctlab.org/api/1.2/patches/1552/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T16:29:42","name":"[committed] amdgcn: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/mbox/"},{"id":1553,"url":"https://patchwork.plctlab.org/api/1.2/patches/1553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929173809.2234264-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T17:38:10","name":"testsuite: /dev/null is not accessible on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1554,"url":"https://patchwork.plctlab.org/api/1.2/patches/1554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/","msgid":"<20220929174956.1915381-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:49:56","name":"[pushed] c++: reduce temporaries in ?:","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/mbox/"},{"id":1555,"url":"https://patchwork.plctlab.org/api/1.2/patches/1555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/","msgid":"<20220929175047.1915926-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:50:47","name":"[pushed] c++: fix class-valued ?: extension","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/mbox/"},{"id":1556,"url":"https://patchwork.plctlab.org/api/1.2/patches/1556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/","msgid":"<20220929175120.1916164-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:51:20","name":"[pushed] c++: check DECL_INITIAL for constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/mbox/"},{"id":1557,"url":"https://patchwork.plctlab.org/api/1.2/patches/1557/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929180710.2235253-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T18:07:11","name":"testsuite: Windows reports errors with CreateProcess","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1558,"url":"https://patchwork.plctlab.org/api/1.2/patches/1558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/","msgid":"<20220929191120.1938729-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T19:11:20","name":"[pushed] c++: fix triviality of class with unsatisfied op=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/mbox/"},{"id":1559,"url":"https://patchwork.plctlab.org/api/1.2/patches/1559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/","msgid":"<81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-09-29T22:10:28","name":"diagnostics: Fix virtual location for -Wuninitialized [PR69543]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/mbox/"},{"id":1560,"url":"https://patchwork.plctlab.org/api/1.2/patches/1560/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:34:52","name":"PR tree-optimization/102892 - Remove undefined behaviour from testcase.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/mbox/"},{"id":1561,"url":"https://patchwork.plctlab.org/api/1.2/patches/1561/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/","msgid":"<16763009-abeb-5785-80fc-40cd755fef0c@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:35:09","name":"Audit op1_range and op2_range for undefined LHS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/mbox/"},{"id":1562,"url":"https://patchwork.plctlab.org/api/1.2/patches/1562/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:35:32","name":"Move class value_relation the header file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/mbox/"},{"id":1563,"url":"https://patchwork.plctlab.org/api/1.2/patches/1563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:01","name":"Track value_relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/mbox/"},{"id":1564,"url":"https://patchwork.plctlab.org/api/1.2/patches/1564/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:53","name":"Refine ranges using relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/mbox/"},{"id":1565,"url":"https://patchwork.plctlab.org/api/1.2/patches/1565/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/","msgid":"<9b234c9a-5020-c97c-c379-877c4c018293@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:38:10","name":"Process unsigned overflow relations for plus and minus in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/mbox/"},{"id":1566,"url":"https://patchwork.plctlab.org/api/1.2/patches/1566/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/","msgid":"<20220929224945.90798-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:49:45","name":"c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/mbox/"},{"id":1567,"url":"https://patchwork.plctlab.org/api/1.2/patches/1567/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-29T23:00:30","name":"[committed] c: C2x noreturn attribute","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/mbox/"},{"id":1568,"url":"https://patchwork.plctlab.org/api/1.2/patches/1568/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/","msgid":"<20220930012822.1994426-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T01:28:22","name":"[pushed] c++: reduce redundant TARGET_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/mbox/"},{"id":1569,"url":"https://patchwork.plctlab.org/api/1.2/patches/1569/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/","msgid":"<20220930020523.21483-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-09-30T02:05:23","name":"RISC-V: Support --target-help for -mcpu/-mtune","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/mbox/"},{"id":1570,"url":"https://patchwork.plctlab.org/api/1.2/patches/1570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T06:28:01","name":"Emit discriminators for inlined call sites.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1571,"url":"https://patchwork.plctlab.org/api/1.2/patches/1571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/","msgid":"<20220930065816.170458-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T06:58:16","name":"RISC-V: Introduce RVV header to enable builtin types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1572,"url":"https://patchwork.plctlab.org/api/1.2/patches/1572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T07:20:30","name":"fixincludes: Deal also with the _Float128x cases [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/mbox/"},{"id":1574,"url":"https://patchwork.plctlab.org/api/1.2/patches/1574/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/","msgid":"<20220930080033.70151-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T08:00:33","name":"Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1575,"url":"https://patchwork.plctlab.org/api/1.2/patches/1575/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/","msgid":"<1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T08:00:49","name":"install.texi: gcn - update llvm reqirements, gcn/nvptx - newlib use version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/mbox/"},{"id":1576,"url":"https://patchwork.plctlab.org/api/1.2/patches/1576/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930081806.2252641-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T08:18:06","name":"testsuite: Colon is reserved on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1587,"url":"https://patchwork.plctlab.org/api/1.2/patches/1587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/","msgid":"<6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T10:41:19","name":"Fortran: Update use_device_ptr for OpenMP 5.1 [PR105318]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/mbox/"},{"id":1588,"url":"https://patchwork.plctlab.org/api/1.2/patches/1588/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/","msgid":"<20220930105003.7C8A813776@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-30T10:50:03","name":"tree-optimization/107095 - fix typo in .MASK_STORE DSE handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/mbox/"},{"id":1589,"url":"https://patchwork.plctlab.org/api/1.2/patches/1589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/","msgid":"<20220930111938.354664-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-30T11:19:38","name":"[v2] testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/mbox/"},{"id":1595,"url":"https://patchwork.plctlab.org/api/1.2/patches/1595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/","msgid":"<20220930134620.106589-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T13:46:20","name":"[committed] libstdc++: Add missing include to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/mbox/"},{"id":1597,"url":"https://patchwork.plctlab.org/api/1.2/patches/1597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930153845.2268381-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T15:38:46","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1598,"url":"https://patchwork.plctlab.org/api/1.2/patches/1598/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930162212.2270178-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T16:22:13","name":"[v3] testsuite: Only run test on target if VMA == LMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1599,"url":"https://patchwork.plctlab.org/api/1.2/patches/1599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T16:37:58","name":"openmp: Add begin declare target support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/mbox/"},{"id":1600,"url":"https://patchwork.plctlab.org/api/1.2/patches/1600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/","msgid":"<20220930164556.1198044-2-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:47","name":"[01/10] libstdc++: Make _GLIBCXX_HOSTED respect -ffreestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/mbox/"},{"id":1602,"url":"https://patchwork.plctlab.org/api/1.2/patches/1602/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/","msgid":"<20220930164556.1198044-3-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:48","name":"[02/10] libstdc++: Filter out unconditional default include","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/mbox/"},{"id":1603,"url":"https://patchwork.plctlab.org/api/1.2/patches/1603/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/","msgid":"<20220930164556.1198044-4-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:49","name":"[03/10] libstdc++: Adjust precompiled headers for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/mbox/"},{"id":1606,"url":"https://patchwork.plctlab.org/api/1.2/patches/1606/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/","msgid":"<20220930164556.1198044-5-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:50","name":"[04/10] libstdc++: Mark headers that must be hosted as such [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/mbox/"},{"id":1601,"url":"https://patchwork.plctlab.org/api/1.2/patches/1601/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/","msgid":"<20220930164556.1198044-6-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:51","name":"[05/10] c-family: Implement new `int main'\'' semantics in freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/mbox/"},{"id":1604,"url":"https://patchwork.plctlab.org/api/1.2/patches/1604/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/","msgid":"<20220930164556.1198044-7-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:52","name":"[06/10] libstdc++: Rework how freestanding install works [PR106953]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/mbox/"},{"id":1609,"url":"https://patchwork.plctlab.org/api/1.2/patches/1609/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/","msgid":"<20220930164556.1198044-8-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:53","name":"[07/10] libstdc++: Make some tests work on freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/mbox/"},{"id":1605,"url":"https://patchwork.plctlab.org/api/1.2/patches/1605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/","msgid":"<20220930164556.1198044-9-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:54","name":"[08/10] libstdc++: Add effective-target '\''hosted'\'' for testsuite [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/mbox/"},{"id":1607,"url":"https://patchwork.plctlab.org/api/1.2/patches/1607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/","msgid":"<20220930164556.1198044-10-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:55","name":"[09/10] libstdc++: Re-enable std::hash in freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/mbox/"},{"id":1608,"url":"https://patchwork.plctlab.org/api/1.2/patches/1608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/","msgid":"<20220930164556.1198044-11-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:56","name":"[10/10] libstdc++: Disable hosted-only tests [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/mbox/"},{"id":1610,"url":"https://patchwork.plctlab.org/api/1.2/patches/1610/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T17:13:42","name":"arm, aarch64, csky: Fix C++ ICEs with _Float16 and __fp16 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/mbox/"},{"id":1611,"url":"https://patchwork.plctlab.org/api/1.2/patches/1611/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/","msgid":"<20220930172019.1459433-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-30T17:20:19","name":"c++: make some cp_trait_kind switch statements exhaustive","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/mbox/"},{"id":1613,"url":"https://patchwork.plctlab.org/api/1.2/patches/1613/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/","msgid":"<20220930205708.170313-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:08","name":"[committed] libstdc++: Remove non-standard public members in std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/mbox/"},{"id":1612,"url":"https://patchwork.plctlab.org/api/1.2/patches/1612/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/","msgid":"<20220930205713.170346-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:13","name":"[committed] libstdc++: Optimize operator>> for std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/mbox/"},{"id":1614,"url":"https://patchwork.plctlab.org/api/1.2/patches/1614/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/","msgid":"<20220930205717.170362-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:17","name":"[committed] libstdc++: Remove dependency from std::bitset::to_ulong() test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/mbox/"},{"id":1615,"url":"https://patchwork.plctlab.org/api/1.2/patches/1615/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/","msgid":"<20220930220623.2161990-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T22:06:23","name":"[RFC] c++: fix broken conversion in coroutines","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/mbox/"},{"id":1616,"url":"https://patchwork.plctlab.org/api/1.2/patches/1616/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/","msgid":"<44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:05:47","name":"[committed] Minor cleanup/prep in DOM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/mbox/"},{"id":1617,"url":"https://patchwork.plctlab.org/api/1.2/patches/1617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/","msgid":"<6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:32:34","name":"[committed] More gimple const/copy propagation opportunities","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/mbox/"},{"id":10,"url":"https://patchwork.plctlab.org/api/1.2/bundles/10/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13283,"url":"https://patchwork.plctlab.org/api/1.2/patches/13283/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T15:33:42","name":"[ada] fix libgnat build on x86_64-linux-gnux32 with glibc <= 2.31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/mbox/"},{"id":13294,"url":"https://patchwork.plctlab.org/api/1.2/patches/13294/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/","msgid":"<20221031154529.3627576-2-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:56","name":"[v7,01/34] Add and restructure function declaration macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/mbox/"},{"id":13298,"url":"https://patchwork.plctlab.org/api/1.2/patches/13298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/","msgid":"<20221031154529.3627576-3-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:57","name":"[v7,02/34] Rename THUMB_FUNC_START to THUMB_FUNC_ENTRY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/mbox/"},{"id":13302,"url":"https://patchwork.plctlab.org/api/1.2/patches/13302/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/","msgid":"<20221031154529.3627576-4-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:58","name":"[v7,03/34] Fix syntax warnings on conditional instructions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/mbox/"},{"id":13295,"url":"https://patchwork.plctlab.org/api/1.2/patches/13295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/","msgid":"<20221031154529.3627576-5-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:59","name":"[v7,04/34] Reorganize LIB1ASMFUNCS object wrapper macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/mbox/"},{"id":13299,"url":"https://patchwork.plctlab.org/api/1.2/patches/13299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/","msgid":"<20221031154529.3627576-6-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:00","name":"[v7,05/34] Add the __HAVE_FEATURE_IT and IT() macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/mbox/"},{"id":13297,"url":"https://patchwork.plctlab.org/api/1.2/patches/13297/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/","msgid":"<20221031154529.3627576-7-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:01","name":"[v7,06/34] Refactor '\''clz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/mbox/"},{"id":13296,"url":"https://patchwork.plctlab.org/api/1.2/patches/13296/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/","msgid":"<20221031154529.3627576-8-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:02","name":"[v7,07/34] Refactor '\''ctz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/mbox/"},{"id":13301,"url":"https://patchwork.plctlab.org/api/1.2/patches/13301/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/","msgid":"<20221031154529.3627576-9-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:03","name":"[v7,08/34] Refactor 64-bit shift functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/mbox/"},{"id":13303,"url":"https://patchwork.plctlab.org/api/1.2/patches/13303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/","msgid":"<20221031154529.3627576-10-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:04","name":"[v7,09/34] Import '\''clz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/mbox/"},{"id":13305,"url":"https://patchwork.plctlab.org/api/1.2/patches/13305/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/","msgid":"<20221031154529.3627576-11-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:05","name":"[v7,10/34] Import '\''ctz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/mbox/"},{"id":13307,"url":"https://patchwork.plctlab.org/api/1.2/patches/13307/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/","msgid":"<20221031154529.3627576-12-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:06","name":"[v7,11/34] Import 64-bit shift functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/mbox/"},{"id":13310,"url":"https://patchwork.plctlab.org/api/1.2/patches/13310/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/","msgid":"<20221031154529.3627576-13-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:07","name":"[v7,12/34] Import '\''clrsb'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/mbox/"},{"id":13308,"url":"https://patchwork.plctlab.org/api/1.2/patches/13308/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/","msgid":"<20221031154529.3627576-14-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:08","name":"[v7,13/34] Import '\''ffs'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/mbox/"},{"id":13313,"url":"https://patchwork.plctlab.org/api/1.2/patches/13313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/","msgid":"<20221031154529.3627576-15-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:09","name":"[v7,14/34] Import '\''parity'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/mbox/"},{"id":13300,"url":"https://patchwork.plctlab.org/api/1.2/patches/13300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/","msgid":"<20221031154529.3627576-16-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:10","name":"[v7,15/34] Import '\''popcnt'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/mbox/"},{"id":13311,"url":"https://patchwork.plctlab.org/api/1.2/patches/13311/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/","msgid":"<20221031154529.3627576-17-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:11","name":"[v7,16/34] Refactor Thumb-1 64-bit comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/mbox/"},{"id":13304,"url":"https://patchwork.plctlab.org/api/1.2/patches/13304/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/","msgid":"<20221031154529.3627576-18-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:12","name":"[v7,17/34] Import 64-bit comparison from CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/mbox/"},{"id":13309,"url":"https://patchwork.plctlab.org/api/1.2/patches/13309/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/","msgid":"<20221031154529.3627576-19-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:13","name":"[v7,18/34] Merge Thumb-2 optimizations for 64-bit comparison","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/mbox/"},{"id":13314,"url":"https://patchwork.plctlab.org/api/1.2/patches/13314/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/","msgid":"<20221031154529.3627576-20-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:14","name":"[v7,19/34] Import 32-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/mbox/"},{"id":13319,"url":"https://patchwork.plctlab.org/api/1.2/patches/13319/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/","msgid":"<20221031154529.3627576-21-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:15","name":"[v7,20/34] Refactor Thumb-1 64-bit division into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/mbox/"},{"id":13312,"url":"https://patchwork.plctlab.org/api/1.2/patches/13312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/","msgid":"<20221031154529.3627576-22-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:16","name":"[v7,21/34] Import 64-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/mbox/"},{"id":13315,"url":"https://patchwork.plctlab.org/api/1.2/patches/13315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/","msgid":"<20221031154529.3627576-23-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:17","name":"[v7,22/34] Import integer multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/mbox/"},{"id":13321,"url":"https://patchwork.plctlab.org/api/1.2/patches/13321/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/","msgid":"<20221031154529.3627576-24-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:18","name":"[v7,23/34] Refactor Thumb-1 float comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/mbox/"},{"id":13318,"url":"https://patchwork.plctlab.org/api/1.2/patches/13318/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/","msgid":"<20221031154529.3627576-25-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:19","name":"[v7,24/34] Import float comparison from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/mbox/"},{"id":13316,"url":"https://patchwork.plctlab.org/api/1.2/patches/13316/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/","msgid":"<20221031154529.3627576-26-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:20","name":"[v7,25/34] Refactor Thumb-1 float subtraction into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/mbox/"},{"id":13323,"url":"https://patchwork.plctlab.org/api/1.2/patches/13323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/","msgid":"<20221031154529.3627576-27-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:21","name":"[v7,26/34] Import float addition and subtraction from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/mbox/"},{"id":13328,"url":"https://patchwork.plctlab.org/api/1.2/patches/13328/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/","msgid":"<20221031154529.3627576-28-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:22","name":"[v7,27/34] Import float multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/mbox/"},{"id":13329,"url":"https://patchwork.plctlab.org/api/1.2/patches/13329/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/","msgid":"<20221031154529.3627576-29-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:23","name":"[v7,28/34] Import float division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/mbox/"},{"id":13332,"url":"https://patchwork.plctlab.org/api/1.2/patches/13332/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/","msgid":"<20221031154529.3627576-30-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:24","name":"[v7,29/34] Import integer-to-float conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/mbox/"},{"id":13334,"url":"https://patchwork.plctlab.org/api/1.2/patches/13334/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/","msgid":"<20221031154529.3627576-31-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:25","name":"[v7,30/34] Import float-to-integer conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/mbox/"},{"id":13330,"url":"https://patchwork.plctlab.org/api/1.2/patches/13330/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/","msgid":"<20221031154529.3627576-32-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:26","name":"[v7,31/34] Import float<->double conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/mbox/"},{"id":13335,"url":"https://patchwork.plctlab.org/api/1.2/patches/13335/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/","msgid":"<20221031154529.3627576-33-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:27","name":"[v7,32/34] Import float<->__fp16 conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/mbox/"},{"id":13327,"url":"https://patchwork.plctlab.org/api/1.2/patches/13327/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/","msgid":"<20221031154529.3627576-34-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:28","name":"[v7,33/34] Drop single-precision Thumb-1 soft-float functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/mbox/"},{"id":13336,"url":"https://patchwork.plctlab.org/api/1.2/patches/13336/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/","msgid":"<20221031154529.3627576-35-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:29","name":"[v7,34/34] Add -mpure-code support to the CM0 functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/mbox/"},{"id":13412,"url":"https://patchwork.plctlab.org/api/1.2/patches/13412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/","msgid":"<20221031190742.2116564-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-31T19:07:42","name":"c, analyzer: support named constants in analyzer [PR106302]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/mbox/"},{"id":13431,"url":"https://patchwork.plctlab.org/api/1.2/patches/13431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/","msgid":"<20221031203310.852924-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-31T20:33:10","name":"libstdc++: Implement ranges::as_rvalue_view from P2446R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/mbox/"},{"id":13440,"url":"https://patchwork.plctlab.org/api/1.2/patches/13440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/","msgid":"<20221031210618.695953-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T21:06:18","name":"x86: Track converted/skipped registers in STV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/mbox/"},{"id":13491,"url":"https://patchwork.plctlab.org/api/1.2/patches/13491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T01:20:40","name":"[wwwdocs,GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":13492,"url":"https://patchwork.plctlab.org/api/1.2/patches/13492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/","msgid":"<20221101012344.1456215-1-jason@redhat.com>","list_archive_url":null,"date":"2022-11-01T01:23:44","name":"[pushed] c++: set TREE_NOTHROW after genericize","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/mbox/"},{"id":13530,"url":"https://patchwork.plctlab.org/api/1.2/patches/13530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/","msgid":"<20221101061915.1677615-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T06:19:15","name":"[v2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/mbox/"},{"id":13583,"url":"https://patchwork.plctlab.org/api/1.2/patches/13583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T09:36:40","name":"libstdc++: std::from_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/mbox/"},{"id":13594,"url":"https://patchwork.plctlab.org/api/1.2/patches/13594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/","msgid":"<20221101094525.CD8F533E65@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:45:22","name":"[committed] wwwdocs: projects/tree-ssa: Adjust mark up","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/mbox/"},{"id":13595,"url":"https://patchwork.plctlab.org/api/1.2/patches/13595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/","msgid":"<20221101094640.E321433E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:46:38","name":"[committed] wwwdocs: readings: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/mbox/"},{"id":13597,"url":"https://patchwork.plctlab.org/api/1.2/patches/13597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/","msgid":"<20221101094858.CC1B233E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:48:56","name":"[committed] wwwdocs: codingconventions: Move two links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/mbox/"},{"id":13617,"url":"https://patchwork.plctlab.org/api/1.2/patches/13617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T10:23:18","name":"c++: Reorganize per-scope lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/mbox/"},{"id":13630,"url":"https://patchwork.plctlab.org/api/1.2/patches/13630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/","msgid":"<20221101111831.390F033E63@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T11:18:24","name":"[committed] wwwdocs: *: Remove extraneous whitespaces around headings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/mbox/"},{"id":13638,"url":"https://patchwork.plctlab.org/api/1.2/patches/13638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/","msgid":"<20221101120102.DDB8833E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:01:00","name":"[committed] wwwdocs: codingconventions: Properly link to flake8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/mbox/"},{"id":13639,"url":"https://patchwork.plctlab.org/api/1.2/patches/13639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/","msgid":"<20221101120444.412376-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T12:04:45","name":"[v3] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/mbox/"},{"id":13640,"url":"https://patchwork.plctlab.org/api/1.2/patches/13640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/","msgid":"<20221101120535.7CC5733E13@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:05:33","name":"[committed] wwwdocs: gcc-4.4: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/mbox/"},{"id":13643,"url":"https://patchwork.plctlab.org/api/1.2/patches/13643/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/","msgid":"<20221101120952.60F9933E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:09:50","name":"[committed] wwwdocs: readings: Switch sourceforge.net sub-sites to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/mbox/"},{"id":13644,"url":"https://patchwork.plctlab.org/api/1.2/patches/13644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T12:18:05","name":"libstdc++: Shortest denormal hex std::to_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/mbox/"},{"id":13655,"url":"https://patchwork.plctlab.org/api/1.2/patches/13655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T13:08:18","name":"[AArch64] Cleanup move immediate code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/mbox/"},{"id":13656,"url":"https://patchwork.plctlab.org/api/1.2/patches/13656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/","msgid":"<92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:11","name":"[COMMITTED] Irange::intersect with nonzero bits can indicate change incorrectly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/mbox/"},{"id":13657,"url":"https://patchwork.plctlab.org/api/1.2/patches/13657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/","msgid":"<052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:27","name":"[COMMITTED] Allow ranger queries on exit block.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/mbox/"},{"id":13658,"url":"https://patchwork.plctlab.org/api/1.2/patches/13658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/","msgid":"<3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:20:00","name":"[COMMITTED] Remove builtin_unreachable in ranger VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/mbox/"},{"id":13681,"url":"https://patchwork.plctlab.org/api/1.2/patches/13681/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/","msgid":"<100da11f-424c-71e0-1275-f161b94ffa46@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:58:00","name":"[COMMITTED] Make ranger the vrp1 default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/mbox/"},{"id":13682,"url":"https://patchwork.plctlab.org/api/1.2/patches/13682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/","msgid":"<20221101135941.444266-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:59:41","name":"doc: Remove outdated reference to \"core\" and front-end downloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/mbox/"},{"id":13759,"url":"https://patchwork.plctlab.org/api/1.2/patches/13759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/","msgid":"<20221101162637.14238-2-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:36","name":"[1/2] i386: correct x87&SSE division modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/mbox/"},{"id":13760,"url":"https://patchwork.plctlab.org/api/1.2/patches/13760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/","msgid":"<20221101162637.14238-3-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:37","name":"[2/2] i386: correct x87&SSE multiplication modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/mbox/"},{"id":13802,"url":"https://patchwork.plctlab.org/api/1.2/patches/13802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/","msgid":"<20221101170156.52672-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T17:01:56","name":"c++: Disable -Wignored-qualifiers for template args [PR107492]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/mbox/"},{"id":13813,"url":"https://patchwork.plctlab.org/api/1.2/patches/13813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T17:25:13","name":"[v2] RISC-V modified add3 for large stack frame optimization [PR105733]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/mbox/"},{"id":13829,"url":"https://patchwork.plctlab.org/api/1.2/patches/13829/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T18:04:38","name":"[COMMITTED] PR tree-optimization/107497 - Make sure ssa-name is valid.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/mbox/"},{"id":13838,"url":"https://patchwork.plctlab.org/api/1.2/patches/13838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/","msgid":"<20221101182537.50407-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-11-01T18:25:37","name":"[COMMITTED,PR,tree-optimization/107490] Handle NANs in op[12]_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/mbox/"},{"id":13899,"url":"https://patchwork.plctlab.org/api/1.2/patches/13899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/","msgid":"<20221101213029.940043-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-01T21:30:29","name":"libstdc++: Fix ERANGE behavior for fallback FP std::from_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/mbox/"},{"id":13900,"url":"https://patchwork.plctlab.org/api/1.2/patches/13900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T21:46:45","name":"c++: per-scope, per-signature lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/mbox/"},{"id":13922,"url":"https://patchwork.plctlab.org/api/1.2/patches/13922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/","msgid":"<20221101220652.588178-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T22:06:52","name":"c++: Quash -Wdangling-reference for member operator* [PR107488]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/mbox/"},{"id":13998,"url":"https://patchwork.plctlab.org/api/1.2/patches/13998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:40:43","name":"[1/3] Rework 128-bit complex multiply and divide, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/mbox/"},{"id":13999,"url":"https://patchwork.plctlab.org/api/1.2/patches/13999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:42:30","name":"[2/3] Make __float128 use the _Float128 type, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/mbox/"},{"id":14000,"url":"https://patchwork.plctlab.org/api/1.2/patches/14000/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:44:01","name":"[3/3] Update float 128-bit conversions, PR target/107299.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/mbox/"},{"id":14013,"url":"https://patchwork.plctlab.org/api/1.2/patches/14013/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/","msgid":"<20221102033728.99379-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-11-02T03:37:28","name":"[V2] Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/mbox/"},{"id":14068,"url":"https://patchwork.plctlab.org/api/1.2/patches/14068/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/","msgid":"<94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T07:59:06","name":"vect: Fold LEN_{LOAD,STORE} if it'\''s for the whole vector [PR107412]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/mbox/"},{"id":14070,"url":"https://patchwork.plctlab.org/api/1.2/patches/14070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/","msgid":"<3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T08:01:06","name":"testsuite: Fix gen-vect-34.c with vect_masked_load [PR106806]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/mbox/"},{"id":14123,"url":"https://patchwork.plctlab.org/api/1.2/patches/14123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:13:44","name":"builtins: Guard builtins.cc against HUGE_VAL and NAN definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":14156,"url":"https://patchwork.plctlab.org/api/1.2/patches/14156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:25:58","name":"libstdc++: Add _Float128 to_chars/from_chars support for x86, ia64 and ppc64le with glibc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/mbox/"},{"id":14165,"url":"https://patchwork.plctlab.org/api/1.2/patches/14165/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:39:37","name":"libstdc++: _Bfloat16 for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/mbox/"},{"id":14174,"url":"https://patchwork.plctlab.org/api/1.2/patches/14174/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/","msgid":"<20221102104713.643862-1-richard.purdie@linuxfoundation.org>","list_archive_url":null,"date":"2022-11-02T10:47:13","name":"[v2] libcpp: Avoid remapping filenames within directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/mbox/"},{"id":14215,"url":"https://patchwork.plctlab.org/api/1.2/patches/14215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:34","name":"[RFC] RISC-V: Minimal supports for new extensions in profile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/mbox/"},{"id":14216,"url":"https://patchwork.plctlab.org/api/1.2/patches/14216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:35","name":"[RFC] RISC-V: Add profile supports.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/mbox/"},{"id":14218,"url":"https://patchwork.plctlab.org/api/1.2/patches/14218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/","msgid":"<20221102125631.634887-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:31","name":"[committed] libstdc++: Ignore -Wignored-qualifiers warning in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/mbox/"},{"id":14219,"url":"https://patchwork.plctlab.org/api/1.2/patches/14219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/","msgid":"<20221102125638.634917-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:38","name":"[committed] libstdc++: Remove unnecessary variant member in std::expected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/mbox/"},{"id":14221,"url":"https://patchwork.plctlab.org/api/1.2/patches/14221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/","msgid":"<20221102131004.3816486-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T13:10:04","name":"genmultilib: Add sanity check","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/mbox/"},{"id":14236,"url":"https://patchwork.plctlab.org/api/1.2/patches/14236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/","msgid":"<20221102134028.1032216-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-02T13:40:28","name":"libstdc++: Declare const global variables inline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/mbox/"},{"id":14273,"url":"https://patchwork.plctlab.org/api/1.2/patches/14273/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:46:04","name":"[2/2] AArch64 Add implementation for vector cbranch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/mbox/"}]' + bundle_name_list='gcc-patch_2022-10 gcc-patch_2022-09 gcc-patch_2022-11' + [[ gcc-patch_2022-10 gcc-patch_2022-09 gcc-patch_2022-11 =~ 2022-11 ]] ++ jq -rc --arg bundle_name gcc-patch_2022-11 '.[] | select(.name==$bundle_name) | (.id|tostring)' ++ echo '[{"id":4,"url":"https://patchwork.plctlab.org/api/1.2/bundles/4/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1618,"url":"https://patchwork.plctlab.org/api/1.2/patches/1618/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/","msgid":"<20221001005720.28208-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-01T00:57:20","name":"Fix the build of record_edge_info()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001005720.28208-1-palmer@rivosinc.com/mbox/"},{"id":1621,"url":"https://patchwork.plctlab.org/api/1.2/patches/1621/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/","msgid":"<20221001041443.2211752-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:14:43","name":"[pushed] c++: cast split_nonconstant_init return val to void","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041443.2211752-1-jason@redhat.com/mbox/"},{"id":1622,"url":"https://patchwork.plctlab.org/api/1.2/patches/1622/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/","msgid":"<20221001041502.2211988-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-01T04:15:02","name":"[pushed] c++: loop through array CONSTRUCTOR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001041502.2211988-1-jason@redhat.com/mbox/"},{"id":1624,"url":"https://patchwork.plctlab.org/api/1.2/patches/1624/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/","msgid":"<36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com>","list_archive_url":null,"date":"2022-10-01T04:52:12","name":"[committed] Improve Z flag handling on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/36f8c642-9cc5-9fb5-5e76-e01a001f57f7@gmail.com/mbox/"},{"id":1628,"url":"https://patchwork.plctlab.org/api/1.2/patches/1628/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/","msgid":"<20221001075659.63410-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-01T07:56:59","name":"OpenACC: Fix struct-component-kind-1.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001075659.63410-1-julian@codesourcery.com/mbox/"},{"id":1629,"url":"https://patchwork.plctlab.org/api/1.2/patches/1629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/","msgid":"<0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com>","list_archive_url":null,"date":"2022-10-01T18:34:45","name":"Adding a new thread model to GCC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f1f223a-3756-1da3-bd1d-b87edd34e1f9@126.com/mbox/"},{"id":1630,"url":"https://patchwork.plctlab.org/api/1.2/patches/1630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/","msgid":"<20221001184004.3599748-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-01T18:40:05","name":"libstdc++: Use ///< for inline documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221001184004.3599748-1-arsen@aarsen.me/mbox/"},{"id":1632,"url":"https://patchwork.plctlab.org/api/1.2/patches/1632/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T11:35:05","name":"c++: Disallow jumps into statement expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzl3afY3XTnM7sQ+@tucnak/mbox/"},{"id":1633,"url":"https://patchwork.plctlab.org/api/1.2/patches/1633/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-02T14:44:03","name":"[committed] tree-cfg: Fix a verification diagnostic typo [PR107121]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzmjs5JhXasdpTx4@tucnak/mbox/"},{"id":1634,"url":"https://patchwork.plctlab.org/api/1.2/patches/1634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-02T17:47:18","name":"Fortran: Add OpenMP'\''s assume(s) directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dd6be261-fe0d-5b35-cffc-3eafded00bec@codesourcery.com/mbox/"},{"id":1636,"url":"https://patchwork.plctlab.org/api/1.2/patches/1636/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/","msgid":"","list_archive_url":null,"date":"2022-10-02T20:07:34","name":"[RFC.,Fortran] Some clobbering for INTENT(OUT) arrays","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e5bb46ca-bb5f-f177-5082-b16f38004ecb@netcologne.de/mbox/"},{"id":1639,"url":"https://patchwork.plctlab.org/api/1.2/patches/1639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T06:08:37","name":"Set discriminators for call stmts on the same line within the same basic block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542EFA4C26432C5D92ADA04915B9@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1645,"url":"https://patchwork.plctlab.org/api/1.2/patches/1645/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/","msgid":"<20221003104351.408835-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-10-03T10:43:51","name":"arm: Add missing early clobber to MVE vrev64q_m patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003104351.408835-1-christophe.lyon@arm.com/mbox/"},{"id":1650,"url":"https://patchwork.plctlab.org/api/1.2/patches/1650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/","msgid":"<20221003110815.1075975-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:12","name":"[COMMITTED] Do not compare incompatible ranges in ipa-prop.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-1-aldyh@redhat.com/mbox/"},{"id":1653,"url":"https://patchwork.plctlab.org/api/1.2/patches/1653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/","msgid":"<20221003110815.1075975-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:13","name":"[COMMITTED] Do not compare nonzero masks for varying.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-2-aldyh@redhat.com/mbox/"},{"id":1651,"url":"https://patchwork.plctlab.org/api/1.2/patches/1651/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/","msgid":"<20221003110815.1075975-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:14","name":"[COMMITTED] Avoid comparing ranges when sub-ranges is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-3-aldyh@redhat.com/mbox/"},{"id":1652,"url":"https://patchwork.plctlab.org/api/1.2/patches/1652/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/","msgid":"<20221003110815.1075975-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:08:15","name":"[COMMITTED] Do not pessimize range in set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003110815.1075975-4-aldyh@redhat.com/mbox/"},{"id":1654,"url":"https://patchwork.plctlab.org/api/1.2/patches/1654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/","msgid":"<20221003114641.367692-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T11:46:41","name":"[committed] libstdc++: Fix tests broken by C++23 P2266R3 \"Simpler implicit move\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003114641.367692-1-jwakely@redhat.com/mbox/"},{"id":1655,"url":"https://patchwork.plctlab.org/api/1.2/patches/1655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-10-03T11:57:12","name":"[COMMITTED] libsanitizer: Fix Solaris 11.3 compilation of sanitizer_procmaps_solaris.cpp [PR105531]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddy1txazmv.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":1657,"url":"https://patchwork.plctlab.org/api/1.2/patches/1657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-03T13:12:04","name":"[committed] c: Adjust LDBL_EPSILON for C2x for IBM long double","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210031311260.789254@digraph.polyomino.org.uk/mbox/"},{"id":1658,"url":"https://patchwork.plctlab.org/api/1.2/patches/1658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T14:14:22","name":"PR tree-optimization/107109 - Don'\''t process undefined range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39a8cab-7d04-ddc2-0e46-540325c6e84e@redhat.com/mbox/"},{"id":1661,"url":"https://patchwork.plctlab.org/api/1.2/patches/1661/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-03T19:22:42","name":"c++, c, v2: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzs2gj1TqcWkldfN@tucnak/mbox/"},{"id":1662,"url":"https://patchwork.plctlab.org/api/1.2/patches/1662/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/","msgid":"<20221003203543.154431-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-03T20:35:44","name":"elf: ELF toolchain --without-{headers, newlib} should provide stdint.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003203543.154431-1-arsen@aarsen.me/mbox/"},{"id":1663,"url":"https://patchwork.plctlab.org/api/1.2/patches/1663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/","msgid":"<20221003210247.457336-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-03T21:02:47","name":"[committed] libstdc++: Update status docs for compare_exchange padding bits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003210247.457336-1-jwakely@redhat.com/mbox/"},{"id":1664,"url":"https://patchwork.plctlab.org/api/1.2/patches/1664/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212402.3337669-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:02","name":"aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212402.3337669-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1665,"url":"https://patchwork.plctlab.org/api/1.2/patches/1665/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/","msgid":"<20221003212419.3337714-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-03T21:24:19","name":"aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221003212419.3337714-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1666,"url":"https://patchwork.plctlab.org/api/1.2/patches/1666/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T22:32:14","name":"diagnostics: Add test for fixed _Pragma location issue [PR91669]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ead367999f6136b51ae6206184a1193864b234aa.1664836268.git.lhyatt@gmail.com/mbox/"},{"id":1667,"url":"https://patchwork.plctlab.org/api/1.2/patches/1667/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/","msgid":"<20221004004216.1994023-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T00:42:16","name":"c++: install cp-trait.def as part of plugin headers [PR107136]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004004216.1994023-1-ppalka@redhat.com/mbox/"},{"id":1668,"url":"https://patchwork.plctlab.org/api/1.2/patches/1668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/","msgid":"<20221004011115.2009591-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T01:11:15","name":"libstdc++: Implement ranges::join_with_view from P2441R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004011115.2009591-1-ppalka@redhat.com/mbox/"},{"id":1669,"url":"https://patchwork.plctlab.org/api/1.2/patches/1669/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/","msgid":"<20221004042831.1419926-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T04:28:31","name":"[COMMITTED,PR107130] range-ops: Separate out ffs and popcount optimizations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004042831.1419926-1-aldyh@redhat.com/mbox/"},{"id":1670,"url":"https://patchwork.plctlab.org/api/1.2/patches/1670/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/","msgid":"<20221004073530.1461390-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T07:35:30","name":"[COMMITTED] Convert nonzero mask in irange to wide_int.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004073530.1461390-1-aldyh@redhat.com/mbox/"},{"id":1674,"url":"https://patchwork.plctlab.org/api/1.2/patches/1674/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:06:27","name":"middle-end, c++, i386, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv3kyZFBYlJpeyL@tucnak/mbox/"},{"id":1675,"url":"https://patchwork.plctlab.org/api/1.2/patches/1675/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:11:07","name":"attribs: Add missing auto_diagnostic_group 3 times","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzv4q6gMMgJnAMQj@tucnak/mbox/"},{"id":1680,"url":"https://patchwork.plctlab.org/api/1.2/patches/1680/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/","msgid":"<20221004112849.27678-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2022-10-04T11:28:50","name":"cselib: Skip BImode while keeping track of subvalue relations [PR107088]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004112849.27678-1-stefansf@linux.ibm.com/mbox/"},{"id":1685,"url":"https://patchwork.plctlab.org/api/1.2/patches/1685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/","msgid":"<20221004141138.530214-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:35","name":"[committed] libstdc++: Define functions for freestanding [PR107135]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-1-jwakely@redhat.com/mbox/"},{"id":1683,"url":"https://patchwork.plctlab.org/api/1.2/patches/1683/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/","msgid":"<20221004141138.530214-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:36","name":"[committed] libstdc++: Make work freestanding [PR107134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-2-jwakely@redhat.com/mbox/"},{"id":1682,"url":"https://patchwork.plctlab.org/api/1.2/patches/1682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/","msgid":"<20221004141138.530214-3-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:37","name":"[committed] libstdc++: Enable std::hash> [PR107139]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-3-jwakely@redhat.com/mbox/"},{"id":1684,"url":"https://patchwork.plctlab.org/api/1.2/patches/1684/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/","msgid":"<20221004141138.530214-4-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T14:11:38","name":"[committed] libstdc++: Disable test for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004141138.530214-4-jwakely@redhat.com/mbox/"},{"id":1686,"url":"https://patchwork.plctlab.org/api/1.2/patches/1686/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/","msgid":"<20221004151200.1275636-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-04T15:12:00","name":"[RESEND,1/1] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004151200.1275636-2-ben.boeckel@kitware.com/mbox/"},{"id":1687,"url":"https://patchwork.plctlab.org/api/1.2/patches/1687/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/","msgid":"<20221004152132.GA1906@delia.home>","list_archive_url":null,"date":"2022-10-04T15:21:33","name":"Add --without-makeinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152132.GA1906@delia.home/mbox/"},{"id":1688,"url":"https://patchwork.plctlab.org/api/1.2/patches/1688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:52","name":"[GCC13,V5,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-2-qing.zhao@oracle.com/mbox/"},{"id":1689,"url":"https://patchwork.plctlab.org/api/1.2/patches/1689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/","msgid":"<20221004152154.1665626-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-04T15:21:53","name":"[GCC13,V5,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004152154.1665626-3-qing.zhao@oracle.com/mbox/"},{"id":1692,"url":"https://patchwork.plctlab.org/api/1.2/patches/1692/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:38:51","name":"aarch64: Define __ARM_FEATURE_RCPC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0znk0h0.fsf@arm.com/mbox/"},{"id":1693,"url":"https://patchwork.plctlab.org/api/1.2/patches/1693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/","msgid":"<20221004164624.558722-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:24","name":"[committed] libstdc++: Refactor seed sequence constraints in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164624.558722-1-jwakely@redhat.com/mbox/"},{"id":1694,"url":"https://patchwork.plctlab.org/api/1.2/patches/1694/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/","msgid":"<20221004164631.558750-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:31","name":"[committed] libstdc++: Use new built-ins __remove_cv, __remove_reference etc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164631.558750-1-jwakely@redhat.com/mbox/"},{"id":1695,"url":"https://patchwork.plctlab.org/api/1.2/patches/1695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/","msgid":"<20221004164637.558771-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:46:37","name":"[committed] libstdc++: Fix test FAIL for old std::string ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004164637.558771-1-jwakely@redhat.com/mbox/"},{"id":1696,"url":"https://patchwork.plctlab.org/api/1.2/patches/1696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/","msgid":"<20221004165109.559028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-04T16:51:09","name":"[RFC] libstdc++: Generate error_constants.h from [PR104883]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004165109.559028-1-jwakely@redhat.com/mbox/"},{"id":1697,"url":"https://patchwork.plctlab.org/api/1.2/patches/1697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:06:21","name":"improved const shifts for AVR targets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAFFmr-7NZef+QOtv2rzcvu4Sc66sTsikGf_gju_fFgGGwi0m_w@mail.gmail.com/mbox/"},{"id":1698,"url":"https://patchwork.plctlab.org/api/1.2/patches/1698/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T17:22:35","name":"[AArch64] Improve immediate expansion [PR106583]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901CEA2D310CDB76A47600C835A9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1699,"url":"https://patchwork.plctlab.org/api/1.2/patches/1699/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/","msgid":"<20221004173631.2958133-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:36:31","name":"c++ modules: lazy loading from within template [PR99377]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004173631.2958133-1-ppalka@redhat.com/mbox/"},{"id":1700,"url":"https://patchwork.plctlab.org/api/1.2/patches/1700/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/","msgid":"<20221004175221.1493497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-04T17:52:21","name":"[COMMITTED] Remove assert from set_nonzero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004175221.1493497-1-aldyh@redhat.com/mbox/"},{"id":1701,"url":"https://patchwork.plctlab.org/api/1.2/patches/1701/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/","msgid":"","list_archive_url":null,"date":"2022-10-04T19:27:11","name":"Fortran: reject procedures and procedure pointers as output item [PR107074]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6d934a50-8304-4704-bce4-36a2afbc687e-1664911631690@3c-app-gmx-bs14/mbox/"},{"id":1703,"url":"https://patchwork.plctlab.org/api/1.2/patches/1703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/","msgid":"","list_archive_url":null,"date":"2022-10-04T21:19:56","name":"Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-79a6df2f-08a1-4f6d-9431-70f884d1c05c-1664918395982@3c-app-gmx-bs23/mbox/"},{"id":1704,"url":"https://patchwork.plctlab.org/api/1.2/patches/1704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/","msgid":"<20221004225229.3104706-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-04T22:52:29","name":"[pushed] c++: fix debug info for array temporary [PR107154]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221004225229.3104706-1-jason@redhat.com/mbox/"},{"id":1705,"url":"https://patchwork.plctlab.org/api/1.2/patches/1705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T23:06:21","name":"[v2] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzy8bdzUiCfLImkn@redhat.com/mbox/"},{"id":1706,"url":"https://patchwork.plctlab.org/api/1.2/patches/1706/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/","msgid":"<20221005002418.710712-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:18","name":"[committed] analyzer: widening_svalues take a function_point rather than a program_point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002418.710712-1-dmalcolm@redhat.com/mbox/"},{"id":1707,"url":"https://patchwork.plctlab.org/api/1.2/patches/1707/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/","msgid":"<20221005002423.710736-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:23","name":"[committed] analyzer: fold -(-(VAL)) to VAL","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002423.710736-1-dmalcolm@redhat.com/mbox/"},{"id":1709,"url":"https://patchwork.plctlab.org/api/1.2/patches/1709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/","msgid":"<20221005002427.710760-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:27","name":"[committed] analyzer: move region_model_manager decl to its own header","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002427.710760-1-dmalcolm@redhat.com/mbox/"},{"id":1708,"url":"https://patchwork.plctlab.org/api/1.2/patches/1708/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/","msgid":"<20221005002431.710784-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T00:24:31","name":"[committed] analyzer: revamp side-effects of call summaries [PR107072]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005002431.710784-1-dmalcolm@redhat.com/mbox/"},{"id":1720,"url":"https://patchwork.plctlab.org/api/1.2/patches/1720/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T09:55:21","name":"c++, c, v3: Implement C++23 P1774R8 - Portable assumptions [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1UiUPXZGIGXRJV@tucnak/mbox/"},{"id":1721,"url":"https://patchwork.plctlab.org/api/1.2/patches/1721/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/","msgid":"<52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz>","list_archive_url":null,"date":"2022-10-05T10:15:33","name":"[pushed] testsuite: mark a test with xfail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/52735d80-c108-6027-b6a8-11266ab92d5a@suse.cz/mbox/"},{"id":1722,"url":"https://patchwork.plctlab.org/api/1.2/patches/1722/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/","msgid":"<7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:35:10","name":"[pushed] analyzer: remove unused variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7f5424c9-23b0-823e-9a1f-7b4da7d8ac10@suse.cz/mbox/"},{"id":1723,"url":"https://patchwork.plctlab.org/api/1.2/patches/1723/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:41:37","name":"IPA: support -flto + -flive-patching=inline-clone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/df64a08d-7bbf-8270-b922-bf7016f874de@suse.cz/mbox/"},{"id":1724,"url":"https://patchwork.plctlab.org/api/1.2/patches/1724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/","msgid":"<6876baac-15f9-0450-72ec-1f0b85348392@suse.cz>","list_archive_url":null,"date":"2022-10-05T11:42:37","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6876baac-15f9-0450-72ec-1f0b85348392@suse.cz/mbox/"},{"id":1725,"url":"https://patchwork.plctlab.org/api/1.2/patches/1725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-05T11:49:40","name":"c: support attribs starting with '\''_'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/eea8eca0-6b5d-c5fa-e5bd-aa5409bd78c6@suse.cz/mbox/"},{"id":1728,"url":"https://patchwork.plctlab.org/api/1.2/patches/1728/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1726,"url":"https://patchwork.plctlab.org/api/1.2/patches/1726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-05T12:04:03","name":"[2/2] Split edge when edge locus and dest don'\''t match","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005120403.68935-3-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1727,"url":"https://patchwork.plctlab.org/api/1.2/patches/1727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:04:51","name":"c++: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz1y4yx9FYrPBeEw@tucnak/mbox/"},{"id":1729,"url":"https://patchwork.plctlab.org/api/1.2/patches/1729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/","msgid":"<20221005122154.1579701-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:21:53","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122154.1579701-1-aldyh@redhat.com/mbox/"},{"id":1730,"url":"https://patchwork.plctlab.org/api/1.2/patches/1730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/","msgid":"<20221005122236.1579762-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:35","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Pass nonzero masks through cast.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-1-aldyh@redhat.com/mbox/"},{"id":1731,"url":"https://patchwork.plctlab.org/api/1.2/patches/1731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/","msgid":"<20221005122236.1579762-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:22:36","name":"[COMMITTED,PR,tree-optimization/107052] range-ops: Take into account nonzero mask in popcount.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005122236.1579762-2-aldyh@redhat.com/mbox/"},{"id":1732,"url":"https://patchwork.plctlab.org/api/1.2/patches/1732/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T12:30:22","name":"[AArch64] Improve bit tests [PR105773]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/AS4PR08MB7901314F7E77FB81A079AE5F835D9@AS4PR08MB7901.eurprd08.prod.outlook.com/mbox/"},{"id":1733,"url":"https://patchwork.plctlab.org/api/1.2/patches/1733/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/","msgid":"<20221005124628.701564-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T12:46:28","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005124628.701564-1-jwakely@redhat.com/mbox/"},{"id":1734,"url":"https://patchwork.plctlab.org/api/1.2/patches/1734/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/","msgid":"<20221005131611.703378-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:16:11","name":"[committed] libtdc++: Regenerate Makefile.in after freestanding header changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005131611.703378-1-jwakely@redhat.com/mbox/"},{"id":1735,"url":"https://patchwork.plctlab.org/api/1.2/patches/1735/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/","msgid":"<20221005134932.1584257-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-05T13:49:32","name":"[COMMITTED] range-op: Keep nonzero mask up to date with truncating casts.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005134932.1584257-1-aldyh@redhat.com/mbox/"},{"id":1736,"url":"https://patchwork.plctlab.org/api/1.2/patches/1736/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/","msgid":"<20221005141023.3206443-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-05T14:10:23","name":"[pushed] c++: lvalue_kind tweak","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005141023.3206443-1-jason@redhat.com/mbox/"},{"id":1737,"url":"https://patchwork.plctlab.org/api/1.2/patches/1737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/","msgid":"<20221005145639.273140-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-05T14:56:39","name":"[v2] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005145639.273140-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1738,"url":"https://patchwork.plctlab.org/api/1.2/patches/1738/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/","msgid":"<4094054.1IzOArtZ34@fomalhaut>","list_archive_url":null,"date":"2022-10-05T15:36:48","name":"Fix wrong code generated by unroll-and-jam pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4094054.1IzOArtZ34@fomalhaut/mbox/"},{"id":1739,"url":"https://patchwork.plctlab.org/api/1.2/patches/1739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/","msgid":"<20221005175630.748655-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:30","name":"[committed] analyzer: fix ICEs seen with call summaries on PR 107060","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175630.748655-1-dmalcolm@redhat.com/mbox/"},{"id":1740,"url":"https://patchwork.plctlab.org/api/1.2/patches/1740/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/","msgid":"<20221005175634.748680-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T17:56:34","name":"[committed] analyzer: simplify some includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005175634.748680-1-dmalcolm@redhat.com/mbox/"},{"id":1741,"url":"https://patchwork.plctlab.org/api/1.2/patches/1741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/","msgid":"<20221005181127.749161-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-05T18:11:27","name":"[committed] analyzer: add regression test for PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005181127.749161-1-dmalcolm@redhat.com/mbox/"},{"id":1742,"url":"https://patchwork.plctlab.org/api/1.2/patches/1742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/","msgid":"<29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz>","list_archive_url":null,"date":"2022-10-05T18:41:48","name":"[pushed] contrib: run fetch before pushing Daily bump","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/29487d53-ef09-764b-cbd0-0fa09f459fc3@suse.cz/mbox/"},{"id":1744,"url":"https://patchwork.plctlab.org/api/1.2/patches/1744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/","msgid":"<19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:39","name":"[1/3] rs6000: Remove \"wD\" from *vsx_extract__store","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19d1d25b1a819a74e01314e6f14b91a847656d4e.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1743,"url":"https://patchwork.plctlab.org/api/1.2/patches/1743/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T19:08:40","name":"[2/3] rs6000: Rework vsx_extract_","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fe062c35be96fbcac92681f9e986745f4be78b6f.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1745,"url":"https://patchwork.plctlab.org/api/1.2/patches/1745/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/","msgid":"<0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org>","list_archive_url":null,"date":"2022-10-05T19:08:41","name":"[3/3] rs6000: Remove the wD constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0056cee42da2cbda7fcc29d333c5240ac323ca4a.1664994970.git.segher@kernel.crashing.org/mbox/"},{"id":1747,"url":"https://patchwork.plctlab.org/api/1.2/patches/1747/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-2-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:19","name":"[GCC13,V6,1/2] Add a new option -fstrict-flex-arrays[=n] and new attribute strict_flex_array","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-2-qing.zhao@oracle.com/mbox/"},{"id":1746,"url":"https://patchwork.plctlab.org/api/1.2/patches/1746/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/","msgid":"<20221005191320.2087486-3-qing.zhao@oracle.com>","list_archive_url":null,"date":"2022-10-05T19:13:20","name":"[GCC13,V6,2/2] Use array_at_struct_end_p in __builtin_object_size [PR101836]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005191320.2087486-3-qing.zhao@oracle.com/mbox/"},{"id":1748,"url":"https://patchwork.plctlab.org/api/1.2/patches/1748/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/","msgid":"<20221005212744.640285-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-05T21:27:44","name":"c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221005212744.640285-1-polacek@redhat.com/mbox/"},{"id":1749,"url":"https://patchwork.plctlab.org/api/1.2/patches/1749/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-06T01:21:22","name":"c: C2x typeof","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210060120550.917581@digraph.polyomino.org.uk/mbox/"},{"id":1750,"url":"https://patchwork.plctlab.org/api/1.2/patches/1750/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/","msgid":"<20221006020226.3629040-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T02:02:26","name":"c++: remove optimize_specialization_lookup_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006020226.3629040-1-ppalka@redhat.com/mbox/"},{"id":1753,"url":"https://patchwork.plctlab.org/api/1.2/patches/1753/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/","msgid":"<20221006062318.1709996-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:16","name":"[COMMITTED] Do not double print INF and NAN in frange pretty printer.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-1-aldyh@redhat.com/mbox/"},{"id":1755,"url":"https://patchwork.plctlab.org/api/1.2/patches/1755/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/","msgid":"<20221006062318.1709996-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:17","name":"[COMMITTED] Do not check finite_operands_p twice in range-ops-float.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-2-aldyh@redhat.com/mbox/"},{"id":1754,"url":"https://patchwork.plctlab.org/api/1.2/patches/1754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/","msgid":"<20221006062318.1709996-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T06:23:18","name":"[COMMITTED] Setting explicit NANs sets UNDEFINED for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006062318.1709996-3-aldyh@redhat.com/mbox/"},{"id":1756,"url":"https://patchwork.plctlab.org/api/1.2/patches/1756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T08:42:42","name":"[committed] openmp: Map holds clause to IFN_ASSUME for C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz6VAi7u7pMLbb4K@tucnak/mbox/"},{"id":1757,"url":"https://patchwork.plctlab.org/api/1.2/patches/1757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/","msgid":"<20221006091056.1480675-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-06T09:10:56","name":"[committed] arc: Remove max-page-size and common-page-size forced setting","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006091056.1480675-1-claziss@gmail.com/mbox/"},{"id":1758,"url":"https://patchwork.plctlab.org/api/1.2/patches/1758/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/","msgid":"<045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz>","list_archive_url":null,"date":"2022-10-06T09:16:17","name":"[pushed] git_update_version: add robust logging","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/045f9965-d9fd-2c0e-7f14-0f0c1027d633@suse.cz/mbox/"},{"id":1759,"url":"https://patchwork.plctlab.org/api/1.2/patches/1759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/","msgid":"<20221006092544.260196-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:25:44","name":"[COMMITED] ada: Fix spurious warning on unreferenced refinement constituents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092544.260196-1-poulhies@adacore.com/mbox/"},{"id":1760,"url":"https://patchwork.plctlab.org/api/1.2/patches/1760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/","msgid":"<20221006092643.260420-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:26:43","name":"[COMMITED] ada: Disable slice-of-component optimization in some cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092643.260420-1-poulhies@adacore.com/mbox/"},{"id":1761,"url":"https://patchwork.plctlab.org/api/1.2/patches/1761/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/","msgid":"<20221006092734.260579-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:27:34","name":"[COMMITED] ada: Do not issue compiler warnings in GNATprove mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092734.260579-1-poulhies@adacore.com/mbox/"},{"id":1762,"url":"https://patchwork.plctlab.org/api/1.2/patches/1762/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/","msgid":"<20221006092810.260715-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:10","name":"[COMMITED] ada: Clean up slice-of-component optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092810.260715-1-poulhies@adacore.com/mbox/"},{"id":1763,"url":"https://patchwork.plctlab.org/api/1.2/patches/1763/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092840.607374-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:28:39","name":"[v2] aarch64: fix off-by-one in reading cpuinfo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092840.607374-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1764,"url":"https://patchwork.plctlab.org/api/1.2/patches/1764/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/","msgid":"<20221006092847.260877-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:28:47","name":"[COMMITED] ada: Accessibility error incorrectly flagged on call within Pre'\''Class expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092847.260877-1-poulhies@adacore.com/mbox/"},{"id":1765,"url":"https://patchwork.plctlab.org/api/1.2/patches/1765/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/","msgid":"<20221006092929.261152-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:29","name":"[COMMITED] ada: Incorrect inferences drawn from if/elsif/while conditions with -gnatVo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092929.261152-1-poulhies@adacore.com/mbox/"},{"id":1767,"url":"https://patchwork.plctlab.org/api/1.2/patches/1767/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/","msgid":"<20221006092943.261301-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:43","name":"[COMMITED] ada: Add C declarations for Storage Model support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092943.261301-1-poulhies@adacore.com/mbox/"},{"id":1766,"url":"https://patchwork.plctlab.org/api/1.2/patches/1766/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/","msgid":"<20221006092951.261362-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[COMMITED] ada: Fix inserting of validity checks in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.261362-1-poulhies@adacore.com/mbox/"},{"id":1768,"url":"https://patchwork.plctlab.org/api/1.2/patches/1768/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/","msgid":"<20221006092951.607412-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2022-10-06T09:29:51","name":"[v2] aarch64: update Ampere-1 core definition","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006092951.607412-1-philipp.tomsich@vrull.eu/mbox/"},{"id":1772,"url":"https://patchwork.plctlab.org/api/1.2/patches/1772/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/","msgid":"<20221006093006.261475-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:06","name":"[COMMITED] ada: stack scrubbing: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093006.261475-1-poulhies@adacore.com/mbox/"},{"id":1769,"url":"https://patchwork.plctlab.org/api/1.2/patches/1769/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/","msgid":"<20221006093051.261719-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:30:51","name":"[COMMITED] ada: hardened booleans: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093051.261719-1-poulhies@adacore.com/mbox/"},{"id":1770,"url":"https://patchwork.plctlab.org/api/1.2/patches/1770/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/","msgid":"<20221006093108.261899-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:08","name":"[COMMITED] ada: hardened conditionals: exemplify codegen changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093108.261899-1-poulhies@adacore.com/mbox/"},{"id":1771,"url":"https://patchwork.plctlab.org/api/1.2/patches/1771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/","msgid":"<20221006093112.261959-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:12","name":"[COMMITED] ada: Cleanup related to lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093112.261959-1-poulhies@adacore.com/mbox/"},{"id":1773,"url":"https://patchwork.plctlab.org/api/1.2/patches/1773/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/","msgid":"<20221006093127.262068-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:27","name":"[COMMITED] ada: Reject conditional goto in lock-free protected subprograms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093127.262068-1-poulhies@adacore.com/mbox/"},{"id":1774,"url":"https://patchwork.plctlab.org/api/1.2/patches/1774/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/","msgid":"<20221006093142.262226-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:42","name":"[COMMITED] ada: Minor potential bug in sem_ch6.adb","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093142.262226-1-poulhies@adacore.com/mbox/"},{"id":1775,"url":"https://patchwork.plctlab.org/api/1.2/patches/1775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/","msgid":"<20221006093147.262286-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-10-06T09:31:47","name":"[COMMITED] ada: Implementation of support for storage models in gigi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006093147.262286-1-poulhies@adacore.com/mbox/"},{"id":1778,"url":"https://patchwork.plctlab.org/api/1.2/patches/1778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/","msgid":"<20221006100752.1E029383FB9B@sourceware.org>","list_archive_url":null,"date":"2022-10-06T10:07:08","name":"tree-optimization/107107 - tail-merging VN wrong-code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006100752.1E029383FB9B@sourceware.org/mbox/"},{"id":1779,"url":"https://patchwork.plctlab.org/api/1.2/patches/1779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/","msgid":"<20221006105110.1719060-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T10:51:10","name":"[RFC] Add op1_range for __builtin_signbit.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006105110.1719060-1-aldyh@redhat.com/mbox/"},{"id":1780,"url":"https://patchwork.plctlab.org/api/1.2/patches/1780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T10:55:01","name":"openmp: Map holds clause to IFN_ASSUME for Fortran","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e747364c-f716-1661-2570-590a4c47820c@codesourcery.com/mbox/"},{"id":1782,"url":"https://patchwork.plctlab.org/api/1.2/patches/1782/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/","msgid":"<20221006122037.48AAF3839DFC@sourceware.org>","list_archive_url":null,"date":"2022-10-06T12:19:53","name":"middle-end/107115 - avoid bogus redundant store removal during RTL expansion","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006122037.48AAF3839DFC@sourceware.org/mbox/"},{"id":1783,"url":"https://patchwork.plctlab.org/api/1.2/patches/1783/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/","msgid":"<20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-06T14:34:00","name":"[RFC] c++: parser - Support for target address spaces in C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006143400.es3u6ebqt3xkw6jp@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1784,"url":"https://patchwork.plctlab.org/api/1.2/patches/1784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T14:49:43","name":"[v2] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz7rBzPwUuBl4VQb@redhat.com/mbox/"},{"id":1785,"url":"https://patchwork.plctlab.org/api/1.2/patches/1785/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/","msgid":"<55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com>","list_archive_url":null,"date":"2022-10-06T16:01:36","name":"gcc-12: FTBFS on hurd-i386","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/55b2e9b94567fdba6e88e3a35af8773c2ed772e9.camel@gmail.com/mbox/"},{"id":1786,"url":"https://patchwork.plctlab.org/api/1.2/patches/1786/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/","msgid":"<20221006161916.4118820-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-06T16:19:16","name":"c++ modules: static var in inline function [PR104433]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006161916.4118820-1-ppalka@redhat.com/mbox/"},{"id":1787,"url":"https://patchwork.plctlab.org/api/1.2/patches/1787/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T17:20:44","name":"c++, v2: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ObKI+7c+ai+g4@tucnak/mbox/"},{"id":1788,"url":"https://patchwork.plctlab.org/api/1.2/patches/1788/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/","msgid":"<2601473.BddDVKsqQX@fomalhaut>","list_archive_url":null,"date":"2022-10-06T17:25:53","name":"Reduce DF computation at -O0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2601473.BddDVKsqQX@fomalhaut/mbox/"},{"id":1789,"url":"https://patchwork.plctlab.org/api/1.2/patches/1789/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/","msgid":"<4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com>","list_archive_url":null,"date":"2022-10-06T17:38:09","name":"Fix gdb FilteringTypePrinter (again)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4d1dc3d4-e945-d283-964a-4dab3b3cb33e@gmail.com/mbox/"},{"id":1790,"url":"https://patchwork.plctlab.org/api/1.2/patches/1790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/","msgid":"<20221006182251.3453018-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-06T18:22:51","name":"[RFA] gimplify: prevent some C++ temporary elision","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006182251.3453018-1-jason@redhat.com/mbox/"},{"id":1791,"url":"https://patchwork.plctlab.org/api/1.2/patches/1791/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T18:29:05","name":"c++, v3: Improve handling of foreigner namespace attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz8ecbP4fDo7NivD@tucnak/mbox/"},{"id":1792,"url":"https://patchwork.plctlab.org/api/1.2/patches/1792/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/","msgid":"<20221006190255.361385-1-cf.natali@gmail.com>","list_archive_url":null,"date":"2022-10-06T19:02:56","name":"[v2] libstdc++: basic_filebuf: don'\''t flush more often than necessary.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006190255.361385-1-cf.natali@gmail.com/mbox/"},{"id":1794,"url":"https://patchwork.plctlab.org/api/1.2/patches/1794/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/","msgid":"<20221006195038.807580-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:38","name":"[committed] analyzer: fixes to call_summary_replay::dump_to_pp","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195038.807580-1-dmalcolm@redhat.com/mbox/"},{"id":1793,"url":"https://patchwork.plctlab.org/api/1.2/patches/1793/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/","msgid":"<20221006195043.807604-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-06T19:50:43","name":"[committed] analyzer: fix another ICE in PR 107158","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006195043.807604-1-dmalcolm@redhat.com/mbox/"},{"id":1795,"url":"https://patchwork.plctlab.org/api/1.2/patches/1795/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/","msgid":"<20221006204035.1796190-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-06T20:40:35","name":"[COMMITTED,PR107170] Avoid copying incompatible types in legacy VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221006204035.1796190-1-aldyh@redhat.com/mbox/"},{"id":1796,"url":"https://patchwork.plctlab.org/api/1.2/patches/1796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:29:57","name":"[rs6000] Fix addg6s builtin with long long parameters. (PR100693)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2128dcf14408b394358f51802e73bcc9d922889.camel@vnet.ibm.com/mbox/"},{"id":1797,"url":"https://patchwork.plctlab.org/api/1.2/patches/1797/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T21:43:23","name":"[v3] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9L+2VE5evyna+Z@redhat.com/mbox/"},{"id":1798,"url":"https://patchwork.plctlab.org/api/1.2/patches/1798/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-06T22:19:09","name":"[committed] libgcc, arc: Fix build","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz9UXQV4MrH5TbOC@tucnak/mbox/"},{"id":1799,"url":"https://patchwork.plctlab.org/api/1.2/patches/1799/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:12:47","name":"[v3] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz+LH/upS8aybRBM@redhat.com/mbox/"},{"id":1800,"url":"https://patchwork.plctlab.org/api/1.2/patches/1800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T02:15:39","name":"Go patch committed: better argument checking for builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcXeSRifWKVEE3vW87v7CMJ--04uB=0i=dxKBA=8piwKcA@mail.gmail.com/mbox/"},{"id":1802,"url":"https://patchwork.plctlab.org/api/1.2/patches/1802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/","msgid":"<20221007040325.21276-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-07T04:03:25","name":"PR middle-end/88345: Honor -falign-functions=N even optimized for size.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007040325.21276-1-kito.cheng@sifive.com/mbox/"},{"id":1804,"url":"https://patchwork.plctlab.org/api/1.2/patches/1804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-07T07:11:12","name":"[committed] Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yz/REPRnQs0T2CXz@tucnak/mbox/"},{"id":1805,"url":"https://patchwork.plctlab.org/api/1.2/patches/1805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-07T08:11:39","name":"[pushed] remove dead variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fbd6fff8-30fe-c840-ddf9-56f5bfaa6e16@suse.cz/mbox/"},{"id":1806,"url":"https://patchwork.plctlab.org/api/1.2/patches/1806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/","msgid":"<4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:24:17","name":"[pushed] fix clang warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4971570f-8bfa-e1d2-626e-41f9c7784708@suse.cz/mbox/"},{"id":1807,"url":"https://patchwork.plctlab.org/api/1.2/patches/1807/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/","msgid":"<844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz>","list_archive_url":null,"date":"2022-10-07T08:35:35","name":"[pushed] libdecnumber: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/844e2b88-0b60-39be-ae68-3bd47fa2cfb9@suse.cz/mbox/"},{"id":1808,"url":"https://patchwork.plctlab.org/api/1.2/patches/1808/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/","msgid":"<22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz>","list_archive_url":null,"date":"2022-10-07T09:36:24","name":"[pushed] contrib: remove extra fetch from git_update_version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/22713979-9a16-d42d-8fd4-615131d42ddb@suse.cz/mbox/"},{"id":1809,"url":"https://patchwork.plctlab.org/api/1.2/patches/1809/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/","msgid":"<20221007114350.1212377-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:43:50","name":"[committed] libstdc++: Use bold style for DR titles in the manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007114350.1212377-1-jwakely@redhat.com/mbox/"},{"id":1810,"url":"https://patchwork.plctlab.org/api/1.2/patches/1810/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/","msgid":"<20221007115701.1226696-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:01","name":"[committed] libstdc++: Shuffle header dependencies of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115701.1226696-1-jwakely@redhat.com/mbox/"},{"id":1811,"url":"https://patchwork.plctlab.org/api/1.2/patches/1811/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/","msgid":"<20221007115713.1226717-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T11:57:13","name":"[committed] libstdc++: Add --disable-libstdcxx-hosted as an alias for hosted-libstdcxx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007115713.1226717-1-jwakely@redhat.com/mbox/"},{"id":1812,"url":"https://patchwork.plctlab.org/api/1.2/patches/1812/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/","msgid":"<20221007122659.274CA13A3D@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-07T12:26:56","name":"tree-optimization/107153 - autopar SSA update issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007122659.274CA13A3D@imap2.suse-dmz.suse.de/mbox/"},{"id":1813,"url":"https://patchwork.plctlab.org/api/1.2/patches/1813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/","msgid":"<44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org>","list_archive_url":null,"date":"2022-10-07T12:27:40","name":"c++: Lambda context mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44fbc15f-6f48-94c0-a51a-e5b99190ffbc@acm.org/mbox/"},{"id":1814,"url":"https://patchwork.plctlab.org/api/1.2/patches/1814/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/","msgid":"<20221007132828.335317-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-07T13:28:29","name":"[v3] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007132828.335317-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1815,"url":"https://patchwork.plctlab.org/api/1.2/patches/1815/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/","msgid":"<20221007134901.5078-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-07T13:49:01","name":"doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007134901.5078-1-palmer@rivosinc.com/mbox/"},{"id":1816,"url":"https://patchwork.plctlab.org/api/1.2/patches/1816/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/","msgid":"<7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org>","list_archive_url":null,"date":"2022-10-07T14:22:18","name":"libiberty: Demangle variadic template lambdas","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7e3c33fb-aa04-57a9-c93f-24d8747e6b8c@acm.org/mbox/"},{"id":1817,"url":"https://patchwork.plctlab.org/api/1.2/patches/1817/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/","msgid":"<798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com>","list_archive_url":null,"date":"2022-10-07T14:26:58","name":"[v5] libgomp/nvptx: Prepare for reverse-offload callback handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/798d7ee1-2ffa-a591-38cb-a9ad421265d0@codesourcery.com/mbox/"},{"id":1818,"url":"https://patchwork.plctlab.org/api/1.2/patches/1818/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/","msgid":"<20221007150952.102429-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:09:52","name":"c++ modules: ICE with bitfield member in class template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007150952.102429-1-ppalka@redhat.com/mbox/"},{"id":1819,"url":"https://patchwork.plctlab.org/api/1.2/patches/1819/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/","msgid":"<20221007155452.1299670-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-07T15:54:52","name":"libstdc++: Allow emergency EH alloc pool size to be tuned [PR68606]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007155452.1299670-1-jwakely@redhat.com/mbox/"},{"id":1820,"url":"https://patchwork.plctlab.org/api/1.2/patches/1820/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T16:10:28","name":"[v4] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0BPdGc2AH9/gUtn@redhat.com/mbox/"},{"id":1821,"url":"https://patchwork.plctlab.org/api/1.2/patches/1821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/","msgid":"<20221007164509.854924-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-07T16:45:09","name":"[committed] analyzer: extract bits from integer constants [PR105783]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007164509.854924-1-dmalcolm@redhat.com/mbox/"},{"id":1822,"url":"https://patchwork.plctlab.org/api/1.2/patches/1822/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/","msgid":"<43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr>","list_archive_url":null,"date":"2022-10-07T20:26:18","name":"[v3] Fortran: error recovery for invalid types in array constructors [PR107000]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/43da1a08-ddc3-bb5c-6f64-cf17f891e35e@orange.fr/mbox/"},{"id":1823,"url":"https://patchwork.plctlab.org/api/1.2/patches/1823/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/","msgid":"<20221007204506.cokw3lkkn5aequ5h@begin>","list_archive_url":null,"date":"2022-10-07T20:45:06","name":"[PATCHv2] libstdc++: Mark pieces of gnu-linux/os_support.h linux-specific","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221007204506.cokw3lkkn5aequ5h@begin/mbox/"},{"id":1824,"url":"https://patchwork.plctlab.org/api/1.2/patches/1824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:08:22","name":"[v4] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CVRvVh+I5pixLz@redhat.com/mbox/"},{"id":1825,"url":"https://patchwork.plctlab.org/api/1.2/patches/1825/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-07T21:26:03","name":"[v5] c++: fixes for derived-to-base reference binding [PR107085]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0CZa5mUxrBQ1WEL@redhat.com/mbox/"},{"id":1826,"url":"https://patchwork.plctlab.org/api/1.2/patches/1826/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/","msgid":"<20221008002758.3749441-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-08T00:27:58","name":"[pushed] c++: track whether we expect a TARGET_EXPR to be elided","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221008002758.3749441-1-jason@redhat.com/mbox/"},{"id":1835,"url":"https://patchwork.plctlab.org/api/1.2/patches/1835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/","msgid":"<5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-08T21:18:04","name":"preprocessor: Fix tracking of system header state [PR60014, PR60723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5dce970b21e788deaa3d08f21995d8cb3cdb3752.1665263871.git.lhyatt@gmail.com/mbox/"},{"id":1837,"url":"https://patchwork.plctlab.org/api/1.2/patches/1837/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/","msgid":"<20221009114049.29943-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:48","name":"[committed] pru: Optimize DI shifts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-1-dimitar@dinux.eu/mbox/"},{"id":1838,"url":"https://patchwork.plctlab.org/api/1.2/patches/1838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/","msgid":"<20221009114049.29943-2-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-10-09T11:40:49","name":"[committed] pru: Add cbranchdi4 pattern","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221009114049.29943-2-dimitar@dinux.eu/mbox/"},{"id":1839,"url":"https://patchwork.plctlab.org/api/1.2/patches/1839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/","msgid":"","list_archive_url":null,"date":"2022-10-09T18:57:06","name":"Fortran: fix check of polymorphic elements in data transfers [PR100971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-1246dffc-383d-4eea-b3f8-03d5ac39aece-1665341826741@3c-app-gmx-bs08/mbox/"},{"id":1840,"url":"https://patchwork.plctlab.org/api/1.2/patches/1840/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T21:51:34","name":"[v4,1/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f4cb5dc305cb30c0c9983e2048c66a31199be892.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1841,"url":"https://patchwork.plctlab.org/api/1.2/patches/1841/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/","msgid":"<8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:35","name":"[v4,2/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8f25b1d4aa40f4d76b864c9e5635f0bda6f6c3d2.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1843,"url":"https://patchwork.plctlab.org/api/1.2/patches/1843/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/","msgid":"<2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:36","name":"[v4,3/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2cf61b61db094bb9f38c35828e53cd715878e384.1665351784.git.julian@codesourcery.com/mbox/"},{"id":1842,"url":"https://patchwork.plctlab.org/api/1.2/patches/1842/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/","msgid":"<3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-09T21:51:37","name":"[v4,4/4] OpenMP/OpenACC: Unordered/non-constant component offset struct mapping","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3ff03cb463d35ffe96b1271a146f24899b2cb573.1665351785.git.julian@codesourcery.com/mbox/"},{"id":1846,"url":"https://patchwork.plctlab.org/api/1.2/patches/1846/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/","msgid":"<20221010012601.2741373-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-10T01:26:01","name":"[x86] Fix unrecognizable insn of cvtss2si.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010012601.2741373-1-hongtao.liu@intel.com/mbox/"},{"id":1847,"url":"https://patchwork.plctlab.org/api/1.2/patches/1847/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/","msgid":"<20221010072902.3669746-1-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:58","name":"[committed,1/5] arc: Fix enter pattern instruction'\''s offsets","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-1-claziss@gmail.com/mbox/"},{"id":1848,"url":"https://patchwork.plctlab.org/api/1.2/patches/1848/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/","msgid":"<20221010072902.3669746-2-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:28:59","name":"[committed,2/5] arc: Remove Rcr constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-2-claziss@gmail.com/mbox/"},{"id":1850,"url":"https://patchwork.plctlab.org/api/1.2/patches/1850/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/","msgid":"<20221010072902.3669746-3-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:00","name":"[committed,3/5] arc: Remove Rcw constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-3-claziss@gmail.com/mbox/"},{"id":1851,"url":"https://patchwork.plctlab.org/api/1.2/patches/1851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/","msgid":"<20221010072902.3669746-4-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:01","name":"[committed,4/5] arc: Remove Rcq constraint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-4-claziss@gmail.com/mbox/"},{"id":1849,"url":"https://patchwork.plctlab.org/api/1.2/patches/1849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/","msgid":"<20221010072902.3669746-5-claziss@gmail.com>","list_archive_url":null,"date":"2022-10-10T07:29:02","name":"[committed,5/5] arc: Remove obsolete mRcq and mRcw options.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010072902.3669746-5-claziss@gmail.com/mbox/"},{"id":1852,"url":"https://patchwork.plctlab.org/api/1.2/patches/1852/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T07:40:14","name":"[committed] openmp, fortran: Fix up IFN_ASSUME call","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0PMXoRzh+dg/a1n@tucnak/mbox/"},{"id":1853,"url":"https://patchwork.plctlab.org/api/1.2/patches/1853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:20:38","name":"[GCC] arm: Add cde feature support for Cortex-M55 CPU.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/af86e552-974d-4233-8943-4dd155b00594@AZ-NEU-EX04.Arm.com/mbox/"},{"id":1854,"url":"https://patchwork.plctlab.org/api/1.2/patches/1854/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T08:54:42","name":"middle-end IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Pd0i4FCMyx6ukZ@tucnak/mbox/"},{"id":1855,"url":"https://patchwork.plctlab.org/api/1.2/patches/1855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-10T10:07:07","name":"Require fgraphite effective target for pr107153.c test [PR107153]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Puy8QL8/9zgNXp@tucnak/mbox/"},{"id":1856,"url":"https://patchwork.plctlab.org/api/1.2/patches/1856/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/","msgid":"<20221010110339.E9E2513479@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-10T11:03:39","name":"[RFT] Vectorization of first-order recurrences","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010110339.E9E2513479@imap2.suse-dmz.suse.de/mbox/"},{"id":1857,"url":"https://patchwork.plctlab.org/api/1.2/patches/1857/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/","msgid":"<20221010112005.1523979-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-10T11:20:05","name":"[committed] libstdc++: std::make_signed_t should be ill-formed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010112005.1523979-1-jwakely@redhat.com/mbox/"},{"id":1862,"url":"https://patchwork.plctlab.org/api/1.2/patches/1862/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/","msgid":"<20221010124946.154152-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:42","name":"[COMMITTED] Return non-legacy ranges in range.h.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-1-aldyh@redhat.com/mbox/"},{"id":1859,"url":"https://patchwork.plctlab.org/api/1.2/patches/1859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/","msgid":"<20221010124946.154152-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:43","name":"[COMMITTED] x UNORD x should set NAN on the TRUE side (and !NAN on the FALSE side).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-2-aldyh@redhat.com/mbox/"},{"id":1858,"url":"https://patchwork.plctlab.org/api/1.2/patches/1858/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/","msgid":"<20221010124946.154152-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:44","name":"[COMMITTED] The true side of x != x should set NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-3-aldyh@redhat.com/mbox/"},{"id":1861,"url":"https://patchwork.plctlab.org/api/1.2/patches/1861/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/","msgid":"<20221010124946.154152-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:45","name":"[COMMITTED] Add frange::maybe_isnan (bool sign).","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-4-aldyh@redhat.com/mbox/"},{"id":1860,"url":"https://patchwork.plctlab.org/api/1.2/patches/1860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/","msgid":"<20221010124946.154152-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T12:49:46","name":"[COMMITTED] Make range-op-float entries public.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010124946.154152-5-aldyh@redhat.com/mbox/"},{"id":1863,"url":"https://patchwork.plctlab.org/api/1.2/patches/1863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/","msgid":"<20221010131315.13580-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:13:15","name":"[committed] RISC-V: Add newline to the end of file [NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131315.13580-1-kito.cheng@sifive.com/mbox/"},{"id":1864,"url":"https://patchwork.plctlab.org/api/1.2/patches/1864/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/","msgid":"<20221010131418.13632-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:18","name":"[committed] RISC-V: Adjust testcase for rvv/base/user-1.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131418.13632-1-kito.cheng@sifive.com/mbox/"},{"id":1865,"url":"https://patchwork.plctlab.org/api/1.2/patches/1865/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/","msgid":"<20221010131436.13678-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-10T13:14:36","name":"[committed] RISC-V: Add riscv_vector.h wrapper in testsuite to prevent pull in stdint.h from C library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010131436.13678-1-kito.cheng@sifive.com/mbox/"},{"id":1866,"url":"https://patchwork.plctlab.org/api/1.2/patches/1866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134322.169275-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:43:22","name":"RISC-V: Add missing vsetvl instruction type.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134322.169275-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1867,"url":"https://patchwork.plctlab.org/api/1.2/patches/1867/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/","msgid":"<20221010134928.171673-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:49:28","name":"RISC-V: move struct vector_type_info from *.h to *.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010134928.171673-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1868,"url":"https://patchwork.plctlab.org/api/1.2/patches/1868/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/","msgid":"<20221010135721.173181-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-10T13:57:21","name":"RISC-V: move struct vector_type_info from *.h to *.cc and change \"user_name\" into \"name\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010135721.173181-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1869,"url":"https://patchwork.plctlab.org/api/1.2/patches/1869/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/","msgid":"<20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu>","list_archive_url":null,"date":"2022-10-10T14:11:41","name":"[RFC] Add support for vectors in comparisons (like the C++ frontend does)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010141141.krpmtzmbgadlo3db@ws2202.lin.mbt.kalray.eu/mbox/"},{"id":1870,"url":"https://patchwork.plctlab.org/api/1.2/patches/1870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/","msgid":"<87fsfviww8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-10T14:19:35","name":"Restore default '\''sorry'\'' '\''TARGET_ASM_CONSTRUCTOR'\'', '\''TARGET_ASM_DESTRUCTOR'\'' (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87fsfviww8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1876,"url":"https://patchwork.plctlab.org/api/1.2/patches/1876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"1/19 modula2 front end: changes outside gcc/m2, libgm2 and gcc/testsuite.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00BlzX-GX@lancelot/mbox/"},{"id":1874,"url":"https://patchwork.plctlab.org/api/1.2/patches/1874/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:18","name":"2/19 modula2 front end: Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukQ-00Blzp-Rc@lancelot/mbox/"},{"id":1882,"url":"https://patchwork.plctlab.org/api/1.2/patches/1882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"4/19 modula2 front end: libgm2/libm2pim contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm0N-LJ@lancelot/mbox/"},{"id":1872,"url":"https://patchwork.plctlab.org/api/1.2/patches/1872/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:19","name":"3/19 modula2 front end: gm2 driver files.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukR-00Bm08-7e@lancelot/mbox/"},{"id":1871,"url":"https://patchwork.plctlab.org/api/1.2/patches/1871/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"7/19 modula2 front end: libgm2/libm2log contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm11-Pu@lancelot/mbox/"},{"id":1873,"url":"https://patchwork.plctlab.org/api/1.2/patches/1873/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"6/19 modula2 front end: libgm2/libm2min contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0n-FL@lancelot/mbox/"},{"id":1881,"url":"https://patchwork.plctlab.org/api/1.2/patches/1881/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:20","name":"5/19 modula2 front end: libgm2/libm2iso contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukS-00Bm0a-3R@lancelot/mbox/"},{"id":1875,"url":"https://patchwork.plctlab.org/api/1.2/patches/1875/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"8/19 modula2 front end: libgm2 contents","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1G-6p@lancelot/mbox/"},{"id":1877,"url":"https://patchwork.plctlab.org/api/1.2/patches/1877/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:21","name":"9/19 modula2 front end: plugin source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukT-00Bm1X-Kn@lancelot/mbox/"},{"id":1884,"url":"https://patchwork.plctlab.org/api/1.2/patches/1884/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"10/19 modula2 front end: gimple interface header files *.h and *.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm22-62@lancelot/mbox/"},{"id":1883,"url":"https://patchwork.plctlab.org/api/1.2/patches/1883/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:22","name":"11/19 modula2 front end: gimple interface *[a-d]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukU-00Bm2V-Q5@lancelot/mbox/"},{"id":1887,"url":"https://patchwork.plctlab.org/api/1.2/patches/1887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:23","name":"12/19 modula2 front end: gimple interface *[e-f]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukV-00Bm34-D9@lancelot/mbox/"},{"id":1879,"url":"https://patchwork.plctlab.org/api/1.2/patches/1879/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"14/19 modula2 front end: gimple interface remainder","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3W-F9@lancelot/mbox/"},{"id":1878,"url":"https://patchwork.plctlab.org/api/1.2/patches/1878/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:24","name":"13/19 modula2 front end: gimple interface *[g-m]*.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukW-00Bm3H-01@lancelot/mbox/"},{"id":1885,"url":"https://patchwork.plctlab.org/api/1.2/patches/1885/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"16/19 modula2 front end: bootstrap and documentation tools","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm41-MC@lancelot/mbox/"},{"id":1886,"url":"https://patchwork.plctlab.org/api/1.2/patches/1886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:25","name":"15/19 modula2 front end: cc1gm2 additional non modula2 source files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukX-00Bm3i-29@lancelot/mbox/"},{"id":1880,"url":"https://patchwork.plctlab.org/api/1.2/patches/1880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/","msgid":"","list_archive_url":null,"date":"2022-10-10T15:31:26","name":"17/19 modula2 front end: dejagnu expect library scripts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/E1ohukY-00Bm4O-2a@lancelot/mbox/"},{"id":1888,"url":"https://patchwork.plctlab.org/api/1.2/patches/1888/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/","msgid":"<20221010185829.312666-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-10T18:58:29","name":"Avoid calling tracer.trailer() twice.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221010185829.312666-1-aldyh@redhat.com/mbox/"},{"id":1889,"url":"https://patchwork.plctlab.org/api/1.2/patches/1889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T19:18:01","name":"[v5] c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Rv6e2hgWpo77D/@redhat.com/mbox/"},{"id":1891,"url":"https://patchwork.plctlab.org/api/1.2/patches/1891/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:27:29","name":"Go patch committed: Only build thunk struct type when needed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVgcPODk5EbUiTnNtFH3cQikzcpC=_WU0fTUABPLxG_AQ@mail.gmail.com/mbox/"},{"id":1892,"url":"https://patchwork.plctlab.org/api/1.2/patches/1892/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-10T21:46:29","name":"Go patch committed: Treat S(\"\") as a string constant","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcW9LELz-3fnT05qAkV8POsV0omaCvxvugYX=SWat7iKyg@mail.gmail.com/mbox/"},{"id":1896,"url":"https://patchwork.plctlab.org/api/1.2/patches/1896/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T00:36:59","name":"[ICE] Fix for PR107193.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354293045D32BFB1659CB2D691239@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1898,"url":"https://patchwork.plctlab.org/api/1.2/patches/1898/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/","msgid":"<20221011025113.624107-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T02:51:13","name":"libstdc++: Implement ranges::repeat_view from P2474R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011025113.624107-1-ppalka@redhat.com/mbox/"},{"id":1899,"url":"https://patchwork.plctlab.org/api/1.2/patches/1899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T04:46:35","name":"[committed,PR,rtl-optimization/107182] Clear EDGE_CROSSING for jump->ret optimization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/db08f7bd-9bb5-5ab4-ca1c-0cb5dbe851f5@gmail.com/mbox/"},{"id":1900,"url":"https://patchwork.plctlab.org/api/1.2/patches/1900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/","msgid":"<20221011044820.312228-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T04:48:20","name":"RISC-V: Move function place to make it looks better.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011044820.312228-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1901,"url":"https://patchwork.plctlab.org/api/1.2/patches/1901/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/","msgid":"<20221011061521.65729-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:15:21","name":"RISC-V: Refine register_builtin_types function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011061521.65729-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1902,"url":"https://patchwork.plctlab.org/api/1.2/patches/1902/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062159.69697-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:21:59","name":"RISC-V: Clang-format add_vector_attribute function.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062159.69697-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1903,"url":"https://patchwork.plctlab.org/api/1.2/patches/1903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/","msgid":"<20221011062333.70907-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:23:33","name":"RISC-V: Remove TUPLE size macro define.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011062333.70907-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1904,"url":"https://patchwork.plctlab.org/api/1.2/patches/1904/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063156.115984-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:31:56","name":"RISC-V: Refine riscv-vector-builtins.o include files and makefile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063156.115984-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1905,"url":"https://patchwork.plctlab.org/api/1.2/patches/1905/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/","msgid":"<20221011063627.131177-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-11T06:36:27","name":"RISC-V: Clang-format vector_type_index.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011063627.131177-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1906,"url":"https://patchwork.plctlab.org/api/1.2/patches/1906/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/","msgid":"<746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz>","list_archive_url":null,"date":"2022-10-11T06:54:25","name":"[(pushed)] ranger: add override keyword","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/746c04da-c92d-c069-3f2f-1e82a0eb6014@suse.cz/mbox/"},{"id":1907,"url":"https://patchwork.plctlab.org/api/1.2/patches/1907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T07:38:48","name":"[PATCH-1,rs6000] Generate permute index directly for little endian target [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c1acd025-c91f-58b7-3b34-40635bb38cac@linux.ibm.com/mbox/"},{"id":1908,"url":"https://patchwork.plctlab.org/api/1.2/patches/1908/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/","msgid":"<20221011080316.1778261-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-11T08:03:16","name":"[x86] Add define_insn_and_split to support general version of \"kxnor\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011080316.1778261-1-hongtao.liu@intel.com/mbox/"},{"id":1909,"url":"https://patchwork.plctlab.org/api/1.2/patches/1909/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/","msgid":"<20221011083137.336470-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T08:31:37","name":"[COMMITTED,PR107195] Set range to zero when nonzero mask is 0.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011083137.336470-1-aldyh@redhat.com/mbox/"},{"id":1913,"url":"https://patchwork.plctlab.org/api/1.2/patches/1913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/","msgid":"<45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:03","name":"[committed,1/6] amdgcn: add multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/45381d6f9f4e7b5c7b062f5ad8cc9788091c2d07.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1910,"url":"https://patchwork.plctlab.org/api/1.2/patches/1910/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/","msgid":"<0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:04","name":"[committed,2/6] amdgcn: Resolve insn conditions at compile time","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0d8753cf30486c4e7fb07455b7cae49aa812c6a4.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1911,"url":"https://patchwork.plctlab.org/api/1.2/patches/1911/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/","msgid":"<5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:05","name":"[committed,3/6] amdgcn: Add vec_extract for partial vectors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5cfe08555034b29f301dcfb99a3691c81b2e2def.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1912,"url":"https://patchwork.plctlab.org/api/1.2/patches/1912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/","msgid":"<769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com>","list_archive_url":null,"date":"2022-10-11T11:02:06","name":"[committed,4/6] amdgcn: vec_init for multiple vector sizes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/769a10d0fc45e4923d7eb631170a117529ad5e39.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1914,"url":"https://patchwork.plctlab.org/api/1.2/patches/1914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:07","name":"[committed,5/6] amdgcn: Add vector integer negate insn","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bf6b5c74a6f1927174091c73aa51401895ef92f0.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1915,"url":"https://patchwork.plctlab.org/api/1.2/patches/1915/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-11T11:02:08","name":"[committed,6/6] amdgcn: vector testsuite tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bd9a05594d227cde79a67dc715bd9d82e9c464e9.1665485382.git.ams@codesourcery.com/mbox/"},{"id":1916,"url":"https://patchwork.plctlab.org/api/1.2/patches/1916/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/","msgid":"<20221011111653.6CDD23857B99@sourceware.org>","list_archive_url":null,"date":"2022-10-11T11:15:24","name":"tree-optimization/107212 - SLP reduction of reduction paths","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011111653.6CDD23857B99@sourceware.org/mbox/"},{"id":1917,"url":"https://patchwork.plctlab.org/api/1.2/patches/1917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/","msgid":"<84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org>","list_archive_url":null,"date":"2022-10-11T11:41:02","name":"libiberty: Demangling '\''M'\'' prefixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/84155431-f95e-24d5-5d4c-67b98bc93e39@acm.org/mbox/"},{"id":1918,"url":"https://patchwork.plctlab.org/api/1.2/patches/1918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:02","name":"[1/2] gcov: test switch/break line counts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1919,"url":"https://patchwork.plctlab.org/api/1.2/patches/1919/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-11T12:43:03","name":"[2/2] gcov: test line count for label in then/else block","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011124303.99673-2-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1920,"url":"https://patchwork.plctlab.org/api/1.2/patches/1920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:33:23","name":"c++: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VwowKL1r/QXhLo@tucnak/mbox/"},{"id":1921,"url":"https://patchwork.plctlab.org/api/1.2/patches/1921/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-11T13:36:48","name":"middle-end, v2: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0VxcOxwjGbN6rKl@tucnak/mbox/"},{"id":1922,"url":"https://patchwork.plctlab.org/api/1.2/patches/1922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/","msgid":"<20221011135136.369644-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:33","name":"[COMMITTED] Move TRUE case first in range-op.cc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-1-aldyh@redhat.com/mbox/"},{"id":1923,"url":"https://patchwork.plctlab.org/api/1.2/patches/1923/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/","msgid":"<20221011135136.369644-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:34","name":"[COMMITTED] Share common ordered comparison code with UN*_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-2-aldyh@redhat.com/mbox/"},{"id":1925,"url":"https://patchwork.plctlab.org/api/1.2/patches/1925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/","msgid":"<20221011135136.369644-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:35","name":"[COMMITTED] Implement op1_range operators for unordered comparisons.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-3-aldyh@redhat.com/mbox/"},{"id":1924,"url":"https://patchwork.plctlab.org/api/1.2/patches/1924/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/","msgid":"<20221011135136.369644-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-11T13:51:36","name":"[COMMITTED] Implement ABS_EXPR operator for frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011135136.369644-4-aldyh@redhat.com/mbox/"},{"id":1926,"url":"https://patchwork.plctlab.org/api/1.2/patches/1926/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/","msgid":"<20221011153507.784631-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-11T15:35:07","name":"c++ modules: ICE with templated friend and std namespace [PR100134]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011153507.784631-1-ppalka@redhat.com/mbox/"},{"id":1927,"url":"https://patchwork.plctlab.org/api/1.2/patches/1927/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/","msgid":"<20221011165750.328974-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T16:57:50","name":"testsuite: Only run -fcf-protection test on i?86/x86_64 [PR107213]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011165750.328974-1-polacek@redhat.com/mbox/"},{"id":1930,"url":"https://patchwork.plctlab.org/api/1.2/patches/1930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/","msgid":"","list_archive_url":null,"date":"2022-10-11T18:47:56","name":"Fortran: check types of source expressions before conversion [PR107215]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-87876f1f-d6af-46cb-899e-014572306581-1665514076911@3c-app-gmx-bap36/mbox/"},{"id":1931,"url":"https://patchwork.plctlab.org/api/1.2/patches/1931/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/","msgid":"<20221011200003.695682-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-11T20:00:03","name":"c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011200003.695682-1-polacek@redhat.com/mbox/"},{"id":1932,"url":"https://patchwork.plctlab.org/api/1.2/patches/1932/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/","msgid":"","list_archive_url":null,"date":"2022-10-11T20:23:01","name":"Fortran: check types of operands of arithmetic binary operations [PR107217]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-820c5571-4877-4f7c-bb95-3c9a5487d6a6-1665519780978@3c-app-gmx-bs49/mbox/"},{"id":1933,"url":"https://patchwork.plctlab.org/api/1.2/patches/1933/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/","msgid":"<20221011210156.7710-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:54","name":"[v2,1/3] doc: -falign-functions doesn'\''t override the __attribute__((align(N)))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-2-palmer@rivosinc.com/mbox/"},{"id":1935,"url":"https://patchwork.plctlab.org/api/1.2/patches/1935/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/","msgid":"<20221011210156.7710-3-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:55","name":"[v2,2/3] doc: -falign-functions is ignored under -Os","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-3-palmer@rivosinc.com/mbox/"},{"id":1934,"url":"https://patchwork.plctlab.org/api/1.2/patches/1934/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/","msgid":"<20221011210156.7710-4-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-11T21:01:56","name":"[v2,3/3] doc: -falign-functions is ignored for cold/size-optimized functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011210156.7710-4-palmer@rivosinc.com/mbox/"},{"id":1936,"url":"https://patchwork.plctlab.org/api/1.2/patches/1936/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/","msgid":"<20221011215831.67154-1-iain@sandoe.co.uk>","list_archive_url":null,"date":"2022-10-11T21:58:31","name":"coroutines: Use cp_build_init_expr consistently.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221011215831.67154-1-iain@sandoe.co.uk/mbox/"},{"id":1937,"url":"https://patchwork.plctlab.org/api/1.2/patches/1937/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/","msgid":"<2257020.ElGaqSPkdT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:42:30","name":"[Ada] Enable support for atomic primitives on SPARC/Linux","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2257020.ElGaqSPkdT@fomalhaut/mbox/"},{"id":1938,"url":"https://patchwork.plctlab.org/api/1.2/patches/1938/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/","msgid":"<1908900.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-11T22:57:58","name":"Fix emit_group_store regression on big-endian","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1908900.PYKUYFuaPT@fomalhaut/mbox/"},{"id":1939,"url":"https://patchwork.plctlab.org/api/1.2/patches/1939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/","msgid":"<20221012014236.301092-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-12T01:42:36","name":"RISC-V: Add new line at end of file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012014236.301092-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1940,"url":"https://patchwork.plctlab.org/api/1.2/patches/1940/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/","msgid":"<20221012025945.578-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T02:59:45","name":"Remove AVX512_VP2INTERSECT from PTA_SAPPHIRERAPIDS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012025945.578-1-lili.cui@intel.com/mbox/"},{"id":1942,"url":"https://patchwork.plctlab.org/api/1.2/patches/1942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/","msgid":"<20221012031605.2071672-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-12T03:16:06","name":"LoongArch: Fixed a bug in the loongarch architecture of libitm package.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012031605.2071672-1-chenglulu@loongson.cn/mbox/"},{"id":1943,"url":"https://patchwork.plctlab.org/api/1.2/patches/1943/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/","msgid":"<20221012064820.151529-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T06:48:20","name":"[V4] rs6000: cannot_force_const_mem for HIGH code rtx[PR106460]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012064820.151529-1-guojiufu@linux.ibm.com/mbox/"},{"id":1945,"url":"https://patchwork.plctlab.org/api/1.2/patches/1945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/","msgid":"<20221012065050.412900-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:46","name":"[COMMITTED] Add default relation_kind to floating point range-op entries.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-1-aldyh@redhat.com/mbox/"},{"id":1948,"url":"https://patchwork.plctlab.org/api/1.2/patches/1948/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/","msgid":"<20221012065050.412900-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:47","name":"[COMMITTED] Add an frange(type) constructor analogous to the irange version.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-2-aldyh@redhat.com/mbox/"},{"id":1946,"url":"https://patchwork.plctlab.org/api/1.2/patches/1946/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/","msgid":"<20221012065050.412900-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:48","name":"[COMMITTED] Disable tree to bool conversion in frange::update_nan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-3-aldyh@redhat.com/mbox/"},{"id":1944,"url":"https://patchwork.plctlab.org/api/1.2/patches/1944/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/","msgid":"<20221012065050.412900-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:49","name":"[COMMITTED] Add method to query the sign of a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-4-aldyh@redhat.com/mbox/"},{"id":1947,"url":"https://patchwork.plctlab.org/api/1.2/patches/1947/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/","msgid":"<20221012065050.412900-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T06:50:50","name":"[COMMITTED] Add stubs for floating point range-op tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012065050.412900-5-aldyh@redhat.com/mbox/"},{"id":1949,"url":"https://patchwork.plctlab.org/api/1.2/patches/1949/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/","msgid":"<6fb389c8-a541-ed41-1786-6325decae530@suse.cz>","list_archive_url":null,"date":"2022-10-12T07:32:30","name":"[(pushed)] regenerate configure files","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6fb389c8-a541-ed41-1786-6325decae530@suse.cz/mbox/"},{"id":1950,"url":"https://patchwork.plctlab.org/api/1.2/patches/1950/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/","msgid":"<20221012075014.2922-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-12T07:50:14","name":"MAINTAINERS: Add myself for write after approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012075014.2922-1-lili.cui@intel.com/mbox/"},{"id":1951,"url":"https://patchwork.plctlab.org/api/1.2/patches/1951/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/","msgid":"<63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-12T08:12:21","name":"[v2] rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/63afd344-38fa-7a8e-4958-8256c2a9bca7@linux.ibm.com/mbox/"},{"id":1952,"url":"https://patchwork.plctlab.org/api/1.2/patches/1952/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T08:23:50","name":"machmode: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0Z5lozuTufmyMpL@tucnak/mbox/"},{"id":1953,"url":"https://patchwork.plctlab.org/api/1.2/patches/1953/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/","msgid":"<75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz>","list_archive_url":null,"date":"2022-10-12T08:52:47","name":"[COMMITTED] gcov: rename gcov_write_summary","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/75cc66bb-b74c-e1ea-ca23-85cf555d6359@suse.cz/mbox/"},{"id":1954,"url":"https://patchwork.plctlab.org/api/1.2/patches/1954/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/","msgid":"<20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global>","list_archive_url":null,"date":"2022-10-12T10:16:19","name":"Add condition coverage profiling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012101619.7221-1-jorgen.kvalsvik@woven-planet.global/mbox/"},{"id":1955,"url":"https://patchwork.plctlab.org/api/1.2/patches/1955/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T11:07:34","name":"machmode, v2: Introduce GET_MODE_NEXT_MODE with previous GET_MODE_WIDER_MODE meaning, add new GET_MODE_WIDER_MODE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0af9v/wVgkAk3SW@tucnak/mbox/"},{"id":1956,"url":"https://patchwork.plctlab.org/api/1.2/patches/1956/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/","msgid":"<20221012115252.1881060-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-12T11:52:52","name":"libgcc: Quote variable in Makefile.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012115252.1881060-1-jwakely@redhat.com/mbox/"},{"id":1957,"url":"https://patchwork.plctlab.org/api/1.2/patches/1957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T14:05:32","name":"libgomp: Add offload_device_gcn check, add requires-4a.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ebcb6977-c445-264e-ce06-d56beb4bbcc0@codesourcery.com/mbox/"},{"id":1958,"url":"https://patchwork.plctlab.org/api/1.2/patches/1958/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/","msgid":"<20221012142300.16833-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-10-12T14:23:00","name":"LoongArch: implement count_{leading,trailing}_zeros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012142300.16833-1-xry111@xry111.site/mbox/"},{"id":1959,"url":"https://patchwork.plctlab.org/api/1.2/patches/1959/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/","msgid":"<20221012153752.427563-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-12T15:37:52","name":"[pushed] c++: defer all consteval in default args [DR2631]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012153752.427563-1-jason@redhat.com/mbox/"},{"id":1960,"url":"https://patchwork.plctlab.org/api/1.2/patches/1960/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:27:34","name":"[v2] c++: ICE with VEC_INIT_EXPR and defarg [PR106925]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bq9gWcofbF1jVr@redhat.com/mbox/"},{"id":1961,"url":"https://patchwork.plctlab.org/api/1.2/patches/1961/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:51:23","name":"[committed] libgomp: Fix up creation of artificial teams","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwi5uCACMPSzN/@tucnak/mbox/"},{"id":1962,"url":"https://patchwork.plctlab.org/api/1.2/patches/1962/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:52:15","name":"[committed] libgomp: Add omp_in_explicit_task support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bwv5mXC2V8Hu1s@tucnak/mbox/"},{"id":1963,"url":"https://patchwork.plctlab.org/api/1.2/patches/1963/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-12T16:53:01","name":"[committed] libgomp: Fix up OpenMP 5.2 feature bullet","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0bw7VWQp+vGpCoe@tucnak/mbox/"},{"id":1965,"url":"https://patchwork.plctlab.org/api/1.2/patches/1965/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/","msgid":"<3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com>","list_archive_url":null,"date":"2022-10-12T17:29:02","name":"vect: Don'\''t pattern match BITFIELD_REF'\''s of non-integrals [PR107226]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fd8eef5-213d-23bd-4bcd-de7157d2de18@arm.com/mbox/"},{"id":1964,"url":"https://patchwork.plctlab.org/api/1.2/patches/1964/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T17:29:07","name":"ifcvt: Fix bitpos calculation in bitfield lowering [PR107229]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f84887dd-1d9e-e53f-b171-494426634026@arm.com/mbox/"},{"id":1966,"url":"https://patchwork.plctlab.org/api/1.2/patches/1966/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/","msgid":"<20221012182748.424078-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-12T18:27:49","name":"[COMMITTED] Add range-op entry for floating point NEGATE_EXPR.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012182748.424078-1-aldyh@redhat.com/mbox/"},{"id":1967,"url":"https://patchwork.plctlab.org/api/1.2/patches/1967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/","msgid":"<1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com>","list_archive_url":null,"date":"2022-10-12T19:23:46","name":"xtensa: Add workaround for pSRAM cache issue in ESP32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1d246717a8e33db0760aaa4d5ce614489b4dab80.camel@espressif.com/mbox/"},{"id":1968,"url":"https://patchwork.plctlab.org/api/1.2/patches/1968/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:38:59","name":"[wwwdocs] porting_to: Two-stage overload resolution for implicit move removed","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0cX0wQJBbmESbG1@redhat.com/mbox/"},{"id":1969,"url":"https://patchwork.plctlab.org/api/1.2/patches/1969/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-12T19:45:41","name":"Fortran: simplify array constructors with typespec [PR93483, PR107216, PR107219]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-c0a8c36e-266b-4a31-89b5-242246403fc5-1665603941818@3c-app-gmx-bs25/mbox/"},{"id":1970,"url":"https://patchwork.plctlab.org/api/1.2/patches/1970/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/","msgid":"<20221012194734.85319-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-12T19:47:35","name":"libstdc++: respect with-{headers, newlib} for default hosted value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221012194734.85319-1-arsen@aarsen.me/mbox/"},{"id":1971,"url":"https://patchwork.plctlab.org/api/1.2/patches/1971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/","msgid":"<8266b5be-256c-4be2-84db-3a880e849d41@gmail.com>","list_archive_url":null,"date":"2022-10-12T20:18:37","name":"PR 107189 Remove useless _Alloc_node","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8266b5be-256c-4be2-84db-3a880e849d41@gmail.com/mbox/"},{"id":1972,"url":"https://patchwork.plctlab.org/api/1.2/patches/1972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-13T01:14:35","name":"[committed] c: Do not use *_IS_IEC_60559 == 2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210130113580.2063768@digraph.polyomino.org.uk/mbox/"},{"id":1973,"url":"https://patchwork.plctlab.org/api/1.2/patches/1973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/","msgid":"<20221013031009.60175-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:10:09","name":"Optimize indentical permuation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031009.60175-1-liwei.xu@intel.com/mbox/"},{"id":1974,"url":"https://patchwork.plctlab.org/api/1.2/patches/1974/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/","msgid":"<20221013031518.66289-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-13T03:15:18","name":"Optimize identical permutation in my last r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013031518.66289-1-liwei.xu@intel.com/mbox/"},{"id":1975,"url":"https://patchwork.plctlab.org/api/1.2/patches/1975/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T06:50:40","name":"middle-end, v3: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0e1QH++UvHO7MtJ@tucnak/mbox/"},{"id":1995,"url":"https://patchwork.plctlab.org/api/1.2/patches/1995/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-13T09:37:47","name":"[DOCS] Python Language Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d77b6541-1a2a-f15d-6855-14e206081fa4@suse.cz/mbox/"},{"id":2016,"url":"https://patchwork.plctlab.org/api/1.2/patches/2016/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013110318.34FB413AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T11:03:17","name":"Diagnose return statement in match.pd (with { ... } expressions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013110318.34FB413AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2033,"url":"https://patchwork.plctlab.org/api/1.2/patches/2033/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/","msgid":"<3194055.aeNJFYEL58@fomalhaut>","list_archive_url":null,"date":"2022-10-13T12:06:15","name":"Fix bogus -Wstringop-overflow warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3194055.aeNJFYEL58@fomalhaut/mbox/"},{"id":2037,"url":"https://patchwork.plctlab.org/api/1.2/patches/2037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/","msgid":"<20221013121701.473585-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:17:01","name":"[COMMITTED] Add op1_op2_relation for float operands.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013121701.473585-1-aldyh@redhat.com/mbox/"},{"id":2040,"url":"https://patchwork.plctlab.org/api/1.2/patches/2040/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/","msgid":"<20221013123649.474497-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-13T12:36:49","name":"[PR24021] Implement PLUS_EXPR range-op entry for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013123649.474497-1-aldyh@redhat.com/mbox/"},{"id":2049,"url":"https://patchwork.plctlab.org/api/1.2/patches/2049/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131632.1017D13AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:16:31","name":"tree-optimization/107160 - avoid reusing multiple accumulators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131632.1017D13AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2052,"url":"https://patchwork.plctlab.org/api/1.2/patches/2052/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/","msgid":"<20221013131957.8C67013AAA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-13T13:19:56","name":"tree-optimization/107247 - reduce SLP reduction accumulator","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013131957.8C67013AAA@imap2.suse-dmz.suse.de/mbox/"},{"id":2057,"url":"https://patchwork.plctlab.org/api/1.2/patches/2057/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/","msgid":"<20221013140152.29237-1-shiyulong@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-13T14:01:52","name":"[V1] RISC-V: Fix a redefinition bug for the fd-4.c","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013140152.29237-1-shiyulong@iscas.ac.cn/mbox/"},{"id":2061,"url":"https://patchwork.plctlab.org/api/1.2/patches/2061/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/","msgid":"<79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz>","list_archive_url":null,"date":"2022-10-13T14:25:52","name":"use proper DECL_INITIAL for VTV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/79ffd1f4-684e-dead-9d77-f1567acbc1d8@suse.cz/mbox/"},{"id":2073,"url":"https://patchwork.plctlab.org/api/1.2/patches/2073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/","msgid":"<8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:29","name":"[COMMITTED,1/4] Add partial equivalence support to the relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8c6b6582-59c7-6e1d-4bd9-6673d455a7af@redhat.com/mbox/"},{"id":2074,"url":"https://patchwork.plctlab.org/api/1.2/patches/2074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/","msgid":"<70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:30:55","name":"[COMMITTED,2/4] Add equivalence iterator to relation oracle.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/70c3023e-cbc0-312b-431b-7fd8eda37e74@redhat.com/mbox/"},{"id":2076,"url":"https://patchwork.plctlab.org/api/1.2/patches/2076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T15:31:23","name":"[COMMITTED,3/4] Add partial equivalence recognition to cast and bitwise and.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c37a5a77-af50-e266-b29b-b05190546f0d@redhat.com/mbox/"},{"id":2075,"url":"https://patchwork.plctlab.org/api/1.2/patches/2075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/","msgid":"<8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:31:40","name":"[COMMITTED,4/4] PR tree-optimization/102540 - propagate partial equivs in the cache.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fef9e41-6f71-c3d8-09b9-419201b6c9e7@redhat.com/mbox/"},{"id":2077,"url":"https://patchwork.plctlab.org/api/1.2/patches/2077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/","msgid":"<20221013153921.3795800-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T15:39:21","name":"c++ modules: verify_type failure with typedef enum [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013153921.3795800-1-ppalka@redhat.com/mbox/"},{"id":2091,"url":"https://patchwork.plctlab.org/api/1.2/patches/2091/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:40:35","name":"c++, v2: Implement excess precision support for C++ [PR107097, PR323]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0g/g0JYbV33TZiW@tucnak/mbox/"},{"id":2094,"url":"https://patchwork.plctlab.org/api/1.2/patches/2094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:45:28","name":"c++: Excess precision for ? int : float or int == float [PR107097, PR82071, PR87390]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hAqDSTjECCqE9j@tucnak/mbox/"},{"id":2095,"url":"https://patchwork.plctlab.org/api/1.2/patches/2095/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-13T16:50:51","name":"middle-end, c++, i386, libgcc, v2: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0hB6+3EJYPYkHkN@tucnak/mbox/"},{"id":2099,"url":"https://patchwork.plctlab.org/api/1.2/patches/2099/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/","msgid":"<8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com>","list_archive_url":null,"date":"2022-10-13T17:02:06","name":"testsuite: Fix failure in test pr105586.c [PR107171]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8723e38f-f7ee-aac7-7b8d-3dce61038a9f@linux.vnet.ibm.com/mbox/"},{"id":2242,"url":"https://patchwork.plctlab.org/api/1.2/patches/2242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T18:10:47","name":"libgomp: Add Fortran testcases for omp_in_explicit_task","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d66ffad0-41c4-dd43-4b8f-d37b41f04668@codesourcery.com/mbox/"},{"id":2343,"url":"https://patchwork.plctlab.org/api/1.2/patches/2343/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/","msgid":"<20221013190427.181432-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-13T19:04:27","name":"c++ modules: ICE with dynamic_cast [PR106304]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013190427.181432-1-ppalka@redhat.com/mbox/"},{"id":2353,"url":"https://patchwork.plctlab.org/api/1.2/patches/2353/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/","msgid":"<20221013201332.1157829-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"[committed] analyzer: fix ICE introduced in r13-3168 [PR107210]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221013201332.1157829-1-dmalcolm@redhat.com/mbox/"},{"id":2447,"url":"https://patchwork.plctlab.org/api/1.2/patches/2447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-13T23:56:03","name":"Always enable LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d9063ef11e8eff2f1aa24d949235e687de4ce968.1665699882.git.segher@kernel.crashing.org/mbox/"},{"id":2463,"url":"https://patchwork.plctlab.org/api/1.2/patches/2463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T02:19:37","name":"[committed] c: C2x storage class specifiers in compound literals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210140219040.2099903@digraph.polyomino.org.uk/mbox/"},{"id":2465,"url":"https://patchwork.plctlab.org/api/1.2/patches/2465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/","msgid":"<20221014023219.1395533-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-14T02:32:20","name":"[v2] LoongArch: Optimize the implementation of stack check.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014023219.1395533-1-chenglulu@loongson.cn/mbox/"},{"id":2480,"url":"https://patchwork.plctlab.org/api/1.2/patches/2480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/","msgid":"<20221014031748.55813-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-14T03:17:48","name":"rs6000: Enable const_anchor for '\''addi'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014031748.55813-1-guojiufu@linux.ibm.com/mbox/"},{"id":2530,"url":"https://patchwork.plctlab.org/api/1.2/patches/2530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/","msgid":"<20221014062821.BE43833EEA@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T06:28:16","name":"[committed] wwwdocs: *: Consistently format around ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014062821.BE43833EEA@hamza.pair.com/mbox/"},{"id":2550,"url":"https://patchwork.plctlab.org/api/1.2/patches/2550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:57","name":"[1/2] Initial Raptorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-2-haochen.jiang@intel.com/mbox/"},{"id":2549,"url":"https://patchwork.plctlab.org/api/1.2/patches/2549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/","msgid":"<20221014074058.7709-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:40:58","name":"[2/2] Initial Meteorlake Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014074058.7709-3-haochen.jiang@intel.com/mbox/"},{"id":2553,"url":"https://patchwork.plctlab.org/api/1.2/patches/2553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:40","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-2-haochen.jiang@intel.com/mbox/"},{"id":2556,"url":"https://patchwork.plctlab.org/api/1.2/patches/2556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:41","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-3-haochen.jiang@intel.com/mbox/"},{"id":2554,"url":"https://patchwork.plctlab.org/api/1.2/patches/2554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:42","name":"[3/6] i386: Add intrinsic for vector __bf16","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-4-haochen.jiang@intel.com/mbox/"},{"id":2559,"url":"https://patchwork.plctlab.org/api/1.2/patches/2559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:43","name":"[4/6] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-5-haochen.jiang@intel.com/mbox/"},{"id":2558,"url":"https://patchwork.plctlab.org/api/1.2/patches/2558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:44","name":"[5/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-6-haochen.jiang@intel.com/mbox/"},{"id":2555,"url":"https://patchwork.plctlab.org/api/1.2/patches/2555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/","msgid":"<20221014075445.7938-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:54:45","name":"[6/6] Initial Sierra Forest Support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075445.7938-7-haochen.jiang@intel.com/mbox/"},{"id":2563,"url":"https://patchwork.plctlab.org/api/1.2/patches/2563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/","msgid":"<20221014075843.8074-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T07:58:43","name":"Support Intel AMX-FP16 ISA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014075843.8074-1-haochen.jiang@intel.com/mbox/"},{"id":2571,"url":"https://patchwork.plctlab.org/api/1.2/patches/2571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:44","name":"[1/3] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-2-haochen.jiang@intel.com/mbox/"},{"id":2570,"url":"https://patchwork.plctlab.org/api/1.2/patches/2570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/","msgid":"<20221014081945.8318-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:19:45","name":"[2/3] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014081945.8318-3-haochen.jiang@intel.com/mbox/"},{"id":2583,"url":"https://patchwork.plctlab.org/api/1.2/patches/2583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:05","name":"[1/2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-2-haochen.jiang@intel.com/mbox/"},{"id":2582,"url":"https://patchwork.plctlab.org/api/1.2/patches/2582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/","msgid":"<20221014083406.8406-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T08:34:06","name":"[2/2] Support Intel prefetchit0/t1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014083406.8406-3-haochen.jiang@intel.com/mbox/"},{"id":2600,"url":"https://patchwork.plctlab.org/api/1.2/patches/2600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/","msgid":"<20221014091135.2477155-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T09:11:35","name":"[committed] libstdc++: Use markdown in Doxygen comment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014091135.2477155-1-jwakely@redhat.com/mbox/"},{"id":2629,"url":"https://patchwork.plctlab.org/api/1.2/patches/2629/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/","msgid":"<20221014095120.D070313A4A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-14T09:51:20","name":"tree-optimization/107254 - check and support live lanes from permutes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014095120.D070313A4A@imap2.suse-dmz.suse.de/mbox/"},{"id":2634,"url":"https://patchwork.plctlab.org/api/1.2/patches/2634/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/","msgid":"<2850050.e9J7NaK4W3@fomalhaut>","list_archive_url":null,"date":"2022-10-14T10:00:44","name":"[SPARC] Fix PR target/107248","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2850050.e9J7NaK4W3@fomalhaut/mbox/"},{"id":2635,"url":"https://patchwork.plctlab.org/api/1.2/patches/2635/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/","msgid":"<20221014100316.568795-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T10:03:16","name":"[COMMITTED] Add cases for CFN_BUILT_IN_SIGNBIT[FL].","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014100316.568795-1-aldyh@redhat.com/mbox/"},{"id":2653,"url":"https://patchwork.plctlab.org/api/1.2/patches/2653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/","msgid":"<3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-14T11:06:08","name":"xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3296b387-083a-40cf-1bb5-40269e804f52@yahoo.co.jp/mbox/"},{"id":2696,"url":"https://patchwork.plctlab.org/api/1.2/patches/2696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/","msgid":"<20221014133856.3388109-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:55","name":"[og12] amdgcn: Use FLAT addressing for all functions with pointer arguments","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-1-julian@codesourcery.com/mbox/"},{"id":2697,"url":"https://patchwork.plctlab.org/api/1.2/patches/2697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/","msgid":"<20221014133856.3388109-2-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-14T13:38:56","name":"[og12] OpenACC: Don'\''t gang-privatize artificial variables","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014133856.3388109-2-julian@codesourcery.com/mbox/"},{"id":2703,"url":"https://patchwork.plctlab.org/api/1.2/patches/2703/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/","msgid":"<20221014142652.671475-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:50","name":"[COMMITTED] Drop -0.0 in frange::set() for !HONOR_SIGNED_ZEROS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-1-aldyh@redhat.com/mbox/"},{"id":2702,"url":"https://patchwork.plctlab.org/api/1.2/patches/2702/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/","msgid":"<20221014142652.671475-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:51","name":"[COMMITTED] Normalize ranges over the range for both bounds when -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-2-aldyh@redhat.com/mbox/"},{"id":2704,"url":"https://patchwork.plctlab.org/api/1.2/patches/2704/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/","msgid":"<20221014142652.671475-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:26:52","name":"[COMMITTED] Replace CFN_BUILTIN_SIGNBIT* cases with CASE_FLT_FN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014142652.671475-3-aldyh@redhat.com/mbox/"},{"id":2705,"url":"https://patchwork.plctlab.org/api/1.2/patches/2705/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/","msgid":"<20221014143047.672008-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:30:47","name":"Check rvc_normal in real_isdenormal.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143047.672008-1-aldyh@redhat.com/mbox/"},{"id":2714,"url":"https://patchwork.plctlab.org/api/1.2/patches/2714/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/","msgid":"<20221014143602.2512815-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:02","name":"[committed] libstdc++: Simplify print_raw function for debug assertions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143602.2512815-1-jwakely@redhat.com/mbox/"},{"id":2715,"url":"https://patchwork.plctlab.org/api/1.2/patches/2715/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/","msgid":"<20221014143655.2512929-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-14T14:36:55","name":"[committed] libstdc++: Disable all emergency EH pool code if obj-count == 0","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014143655.2512929-1-jwakely@redhat.com/mbox/"},{"id":2724,"url":"https://patchwork.plctlab.org/api/1.2/patches/2724/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/","msgid":"<20221014150851.677560-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-14T15:08:51","name":"Implement range-op entry for __builtin_copysign.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014150851.677560-1-aldyh@redhat.com/mbox/"},{"id":2754,"url":"https://patchwork.plctlab.org/api/1.2/patches/2754/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T16:38:09","name":"[committed] gfortran.dg/c-interop/deferred-character-2.f90: Fix dg-do","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c57bf84c-383e-1591-1c44-1b652fc1499f@codesourcery.com/mbox/"},{"id":2756,"url":"https://patchwork.plctlab.org/api/1.2/patches/2756/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/","msgid":"<874jw6mk1s.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-14T16:44:47","name":"libgcc: Move cfa_how into potential padding in struct frame_state_reg_info","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/874jw6mk1s.fsf@oldenburg.str.redhat.com/mbox/"},{"id":2757,"url":"https://patchwork.plctlab.org/api/1.2/patches/2757/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/","msgid":"<20221014170018.892575-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-14T17:00:18","name":"c++ modules: streaming constexpr_fundef [PR101449]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014170018.892575-1-ppalka@redhat.com/mbox/"},{"id":2759,"url":"https://patchwork.plctlab.org/api/1.2/patches/2759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T17:04:06","name":"libgomp: fix hang on fatal error","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c72ceaca-53e4-3deb-c0a6-57af9b2935a4@codesourcery.com/mbox/"},{"id":2784,"url":"https://patchwork.plctlab.org/api/1.2/patches/2784/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/","msgid":"<20221014180945.697F933E53@hamza.pair.com>","list_archive_url":null,"date":"2022-10-14T18:09:38","name":"[committed] wwwdocs: *: Omit trailing slash for CSS references","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014180945.697F933E53@hamza.pair.com/mbox/"},{"id":2859,"url":"https://patchwork.plctlab.org/api/1.2/patches/2859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/","msgid":"<20221014195648.8865-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-14T19:56:48","name":"[v2] RISC-V: Implement __clear_cache via __builtin___clear_cache","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014195648.8865-1-palmer@rivosinc.com/mbox/"},{"id":2833,"url":"https://patchwork.plctlab.org/api/1.2/patches/2833/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T21:18:15","name":"Fortran: Fixes for kind=4 characters strings [PR107266]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d7e998fb-2ab6-71a2-7e58-c72a08a453a7@codesourcery.com/mbox/"},{"id":2889,"url":"https://patchwork.plctlab.org/api/1.2/patches/2889/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/","msgid":"<20221014230236.134044-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-14T23:02:36","name":"RISC-V: Reorganize mangle_builtin_type.[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221014230236.134044-1-juzhe.zhong@rivai.ai/mbox/"},{"id":2890,"url":"https://patchwork.plctlab.org/api/1.2/patches/2890/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-14T23:10:11","name":"[committed] preprocessor: C2x identifier rules","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210142309130.2164505@digraph.polyomino.org.uk/mbox/"},{"id":2903,"url":"https://patchwork.plctlab.org/api/1.2/patches/2903/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/","msgid":"<20221015035548.274704-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-15T03:55:48","name":"[v3] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015035548.274704-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":2920,"url":"https://patchwork.plctlab.org/api/1.2/patches/2920/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/","msgid":"<87sfjps6kf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-15T10:51:44","name":"libstdc++: Address '\''-Wunused-function'\'' for '\''print_raw'\'' (was: [committed] libstdc++: Simplify print_raw function for debug assertions)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87sfjps6kf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":2971,"url":"https://patchwork.plctlab.org/api/1.2/patches/2971/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/","msgid":"<20221015202210.2687628-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:22:10","name":"[committed] libstdc++: Fix uses_allocator_construction args for cv pair (LWG 3677)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202210.2687628-1-jwakely@redhat.com/mbox/"},{"id":2972,"url":"https://patchwork.plctlab.org/api/1.2/patches/2972/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/","msgid":"<20221015202518.2687700-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-15T20:25:18","name":"[committed] libstdc++: Implement constexpr std::to_chars for C++23 (P2291R3)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221015202518.2687700-1-jwakely@redhat.com/mbox/"},{"id":2979,"url":"https://patchwork.plctlab.org/api/1.2/patches/2979/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/","msgid":"<81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com>","list_archive_url":null,"date":"2022-10-16T03:41:42","name":"[committed] Fix bug in register move costing on H8/300","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81e45aaf-7e44-fa07-35df-f66d988879ae@gmail.com/mbox/"},{"id":2998,"url":"https://patchwork.plctlab.org/api/1.2/patches/2998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:09:39","name":"builtins: Add various __builtin_*f{16,32,64,128,32x,64x,128x} builtins","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vYOUijciWziskx@tucnak/mbox/"},{"id":2999,"url":"https://patchwork.plctlab.org/api/1.2/patches/2999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-16T10:20:10","name":"[RFC] libstdc++, v2: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0vayeXfX4DsqW6g@tucnak/mbox/"},{"id":3043,"url":"https://patchwork.plctlab.org/api/1.2/patches/3043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T15:04:04","name":"[committed] Rename \"Z\" constraint on H8/300 to \"Zz\".","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e7c1fd20-0448-af53-0ca2-255ba184ebde@gmail.com/mbox/"},{"id":3073,"url":"https://patchwork.plctlab.org/api/1.2/patches/3073/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/","msgid":"<11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com>","list_archive_url":null,"date":"2022-10-16T16:51:52","name":"[committed] Add new constraints for upcoming autoinc fixes on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/11801f7f-028c-a2b4-409d-16bfafccde01@gmail.com/mbox/"},{"id":3142,"url":"https://patchwork.plctlab.org/api/1.2/patches/3142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/","msgid":"<20221016181531.225006-1-ovpanait@gmail.com>","list_archive_url":null,"date":"2022-10-16T18:15:31","name":"microblaze: use strverscmp() in MICROBLAZE_VERSION_COMPARE()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221016181531.225006-1-ovpanait@gmail.com/mbox/"},{"id":3146,"url":"https://patchwork.plctlab.org/api/1.2/patches/3146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/","msgid":"","list_archive_url":null,"date":"2022-10-16T18:46:38","name":"Fortran: check type of operands of logical operations, comparisons [PR107272]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-691dab4a-f7d3-4e48-a67b-488e2f830917-1665945998916@3c-app-gmx-bap23/mbox/"},{"id":3148,"url":"https://patchwork.plctlab.org/api/1.2/patches/3148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-16T20:24:53","name":"Don'\''t print discriminators for -fcompare-debug.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542F829E8CE4F809219707791269@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":3199,"url":"https://patchwork.plctlab.org/api/1.2/patches/3199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/","msgid":"<20221017032429.282693-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-10-17T03:24:29","name":"Move scanning pass of forwprop-19.c to dse1 for r13-3212-gb88adba751da63","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017032429.282693-1-liwei.xu@intel.com/mbox/"},{"id":3252,"url":"https://patchwork.plctlab.org/api/1.2/patches/3252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/","msgid":"<20221017073047.117398-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T07:30:47","name":"RISC-V: Fix format[NFC]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017073047.117398-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3257,"url":"https://patchwork.plctlab.org/api/1.2/patches/3257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/","msgid":"<878rlej3o6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T07:43:37","name":"Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rlej3o6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3271,"url":"https://patchwork.plctlab.org/api/1.2/patches/3271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/","msgid":"<20221017082043.114653-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:20:43","name":"RISC-V: Add RVV intrinsic basic framework.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017082043.114653-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3280,"url":"https://patchwork.plctlab.org/api/1.2/patches/3280/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/","msgid":"<20221017083642.184867-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-17T08:36:42","name":"RISC-V: Add RVV vsetvl/vsetvlmax intrinsics and tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017083642.184867-1-juzhe.zhong@rivai.ai/mbox/"},{"id":3295,"url":"https://patchwork.plctlab.org/api/1.2/patches/3295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/","msgid":"<87zgdun7ja.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T09:06:33","name":"libgcc: Special-case BFD ld unwind table encodings in find_fde_tail","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87zgdun7ja.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3408,"url":"https://patchwork.plctlab.org/api/1.2/patches/3408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/","msgid":"<875ygiirt6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T11:59:49","name":"Fix nvptx-specific '\''-foffload-options'\'' syntax in '\''libgomp.c/reverse-offload-sm30.c'\'' (was: [Patch] nvptx/mkoffload.cc: Warn instead of error when reverse offload is not possible)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/875ygiirt6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3411,"url":"https://patchwork.plctlab.org/api/1.2/patches/3411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/","msgid":"<871qr6ire8.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:08:47","name":"Tag '\''gcc/gimple-expr.cc:mark_addressable_2'\'' as '\''static'\'' (was: [PR67891] drop is_gimple_reg test from set_parm_rtl)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/871qr6ire8.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3423,"url":"https://patchwork.plctlab.org/api/1.2/patches/3423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/","msgid":"<87v8oihc0c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-17T12:26:27","name":"GCN: Restore build with GCC 4.8 (was: [committed 1/6] amdgcn: add multiple vector sizes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8oihc0c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":3434,"url":"https://patchwork.plctlab.org/api/1.2/patches/3434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/","msgid":"<87edv6mwp5.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-17T13:00:38","name":"libgcc: Mostly vectorize CIE encoding extraction for FDEs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87edv6mwp5.fsf@oldenburg.str.redhat.com/mbox/"},{"id":3456,"url":"https://patchwork.plctlab.org/api/1.2/patches/3456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T13:25:04","name":"[COMMITTED] Don'\''t set useless relations.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cddfdaaa-5384-a4bc-ace5-5319962c4443@redhat.com/mbox/"},{"id":3457,"url":"https://patchwork.plctlab.org/api/1.2/patches/3457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/","msgid":"<03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:24","name":"[COMMITTED] Fix nan updating in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/03ebe7bc-13bf-a37f-7f8d-d2146e2df918@redhat.com/mbox/"},{"id":3458,"url":"https://patchwork.plctlab.org/api/1.2/patches/3458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/","msgid":"<0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:40","name":"[COMMITTED] Add relation_trio class for range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0f993407-dc43-c120-8bad-4b6c5b7a1aad@redhat.com/mbox/"},{"id":3459,"url":"https://patchwork.plctlab.org/api/1.2/patches/3459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/","msgid":"<65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:25:59","name":"[COMMITTED] Add 3 floating NAN tests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/65c19cf9-5709-3be3-5cd4-7a75dbd53c6a@redhat.com/mbox/"},{"id":3462,"url":"https://patchwork.plctlab.org/api/1.2/patches/3462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/","msgid":"<20221017132838.24693-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:28:38","name":"[COMMITTED] Do not test for -Inf when flag_finite_math_only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017132838.24693-1-aldyh@redhat.com/mbox/"},{"id":3464,"url":"https://patchwork.plctlab.org/api/1.2/patches/3464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/","msgid":"<20221017133925.34686-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T13:39:25","name":"[COMMITTED,PR10582] Add test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017133925.34686-1-aldyh@redhat.com/mbox/"},{"id":3484,"url":"https://patchwork.plctlab.org/api/1.2/patches/3484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/","msgid":"<20221017144437.157424-1-jwjagersma@gmail.com>","list_archive_url":null,"date":"2022-10-17T14:44:37","name":"i386: Allow setting target attribute from conditional expression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017144437.157424-1-jwjagersma@gmail.com/mbox/"},{"id":3572,"url":"https://patchwork.plctlab.org/api/1.2/patches/3572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T15:44:06","name":"middle-end, v4: IFN_ASSUME support [PR106654]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y014Rs9LF2AT3Dow@tucnak/mbox/"},{"id":3589,"url":"https://patchwork.plctlab.org/api/1.2/patches/3589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-17T16:25:56","name":"libstdc++, v3: Partial library support for std::float{16,32,64,128}_t and std::bfloat16_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y02CFLLygVNSOmL2@tucnak/mbox/"},{"id":3590,"url":"https://patchwork.plctlab.org/api/1.2/patches/3590/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/","msgid":"<20221017162632.1085359-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T16:26:32","name":"libstdc++: Redefine __from_chars_alnum_to_val'\''s table","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017162632.1085359-1-ppalka@redhat.com/mbox/"},{"id":3648,"url":"https://patchwork.plctlab.org/api/1.2/patches/3648/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/","msgid":"<20221017180844.3492051-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-17T18:08:44","name":"d: Remove D-specific version definitions from target headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017180844.3492051-1-ibuclaw@gdcproject.org/mbox/"},{"id":3656,"url":"https://patchwork.plctlab.org/api/1.2/patches/3656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/","msgid":"<20221017185618.78502-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-17T18:56:18","name":"[COMMITTED] Make sure exported range for SSA post-dominates the DEF in set_global_ranges_from_unreachable_edges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017185618.78502-1-aldyh@redhat.com/mbox/"},{"id":3696,"url":"https://patchwork.plctlab.org/api/1.2/patches/3696/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/","msgid":"<20221017200926.1230070-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-17T20:09:26","name":"libstdc++: Implement ranges::stride_view from P1899R3","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221017200926.1230070-1-ppalka@redhat.com/mbox/"},{"id":3824,"url":"https://patchwork.plctlab.org/api/1.2/patches/3824/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-17T23:25:39","name":"[committed] Add missing splitter for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b0111671-f8c5-0daf-8fe6-03a38055e9b0@gmail.com/mbox/"},{"id":3827,"url":"https://patchwork.plctlab.org/api/1.2/patches/3827/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/","msgid":"<0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:38:11","name":"[committed] Enable REE for H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0ac60d36-8412-b8fe-44e3-0be5836717df@gmail.com/mbox/"},{"id":3828,"url":"https://patchwork.plctlab.org/api/1.2/patches/3828/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/","msgid":"<3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:47:16","name":"[committed] More infrastructure to avoid bogus RTL on H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3aa2cc41-0ad2-e106-56d4-f839ae2c1078@gmail.com/mbox/"},{"id":3832,"url":"https://patchwork.plctlab.org/api/1.2/patches/3832/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/","msgid":"<1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com>","list_archive_url":null,"date":"2022-10-17T23:55:05","name":"[committed,PR,target/101697] Fix bogus RTL on the H8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1f041491-d9d2-5fa2-c889-b29e91b69798@gmail.com/mbox/"},{"id":3859,"url":"https://patchwork.plctlab.org/api/1.2/patches/3859/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T01:05:17","name":"[COMMITTED] PR tree-optimization/107273 - Merge partial relation precisions properly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ab0052a8-e12a-a761-c71f-4ca5c4a355e2@redhat.com/mbox/"},{"id":3913,"url":"https://patchwork.plctlab.org/api/1.2/patches/3913/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-18T02:57:31","name":"[v2] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b1609279-d845-30a1-1ec6-ed0ca6c60a68@yahoo.co.jp/mbox/"},{"id":4008,"url":"https://patchwork.plctlab.org/api/1.2/patches/4008/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018083022.2B11F139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T08:30:21","name":"tree-optimization/107301 - check if we can duplicate block before doing so","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018083022.2B11F139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4009,"url":"https://patchwork.plctlab.org/api/1.2/patches/4009/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/","msgid":"<0888cc2d-2040-52c3-1201-16400567300b@arm.com>","list_archive_url":null,"date":"2022-10-18T08:35:15","name":"ifcvt: Do not lower bitfields if we can'\''t analyze dr'\''s [PR107275]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0888cc2d-2040-52c3-1201-16400567300b@arm.com/mbox/"},{"id":4043,"url":"https://patchwork.plctlab.org/api/1.2/patches/4043/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/","msgid":"<20221018091050.82778-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:10:50","name":"[v2] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091050.82778-1-haochen.jiang@intel.com/mbox/"},{"id":4046,"url":"https://patchwork.plctlab.org/api/1.2/patches/4046/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/","msgid":"<20221018091727.82856-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:17:27","name":"i386: Auto vectorize sdot_prod, udot_prod with VNNIINT8 instruction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018091727.82856-1-haochen.jiang@intel.com/mbox/"},{"id":4047,"url":"https://patchwork.plctlab.org/api/1.2/patches/4047/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/","msgid":"<20221018092024.84082-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-18T09:20:24","name":"[v2] Add a parameter for the builtin function of prefetch to align with LLVM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018092024.84082-1-haochen.jiang@intel.com/mbox/"},{"id":4055,"url":"https://patchwork.plctlab.org/api/1.2/patches/4055/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/","msgid":"<87r0z5jws2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T09:39:25","name":"libsanitizer: Avoid implicit function declaration in configure test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87r0z5jws2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4065,"url":"https://patchwork.plctlab.org/api/1.2/patches/4065/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/","msgid":"<87h701jvk2.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T10:05:49","name":"libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h701jvk2.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4075,"url":"https://patchwork.plctlab.org/api/1.2/patches/4075/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T10:39:02","name":"[v5,1/4] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b2eae96f7642b974a6c0fd3d90fec80e9f65936f.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4077,"url":"https://patchwork.plctlab.org/api/1.2/patches/4077/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/","msgid":"<8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:03","name":"[v5,2/4] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8fcf3df1b40ea77cbb8088962cbcdf6935d2ded3.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4074,"url":"https://patchwork.plctlab.org/api/1.2/patches/4074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/","msgid":"<80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:04","name":"[v5,3/4] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/80f87c37a4f8b9f1f61c1668ecb750cefb1aec77.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4076,"url":"https://patchwork.plctlab.org/api/1.2/patches/4076/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/","msgid":"<83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T10:39:05","name":"[v5,4/4] OpenMP/OpenACC: Unordered/non-constant component offset runtime diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/83e376b5851e1ac534ddca17d3ebb3828050c5d1.1666088224.git.julian@codesourcery.com/mbox/"},{"id":4078,"url":"https://patchwork.plctlab.org/api/1.2/patches/4078/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/","msgid":"<20221018104758.20724139D2@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-18T10:47:57","name":"tree-optimization/107302 - fix vec_perm placement for recurrence vect","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018104758.20724139D2@imap2.suse-dmz.suse.de/mbox/"},{"id":4093,"url":"https://patchwork.plctlab.org/api/1.2/patches/4093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T11:15:08","name":"[ping,wwwdocs] Add reference to pp_format to Coding Conventions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y06KvPa5EeXFijaV@redhat.com/mbox/"},{"id":4180,"url":"https://patchwork.plctlab.org/api/1.2/patches/4180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-18T13:48:08","name":"SRA: Limit replacement creation for accesses propagated from LHSs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ri6czap6y5j.fsf@suse.cz/mbox/"},{"id":4185,"url":"https://patchwork.plctlab.org/api/1.2/patches/4185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T14:08:40","name":"[committed] c: C2x enums wider than int [PR36113]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210181407500.2354457@digraph.polyomino.org.uk/mbox/"},{"id":4187,"url":"https://patchwork.plctlab.org/api/1.2/patches/4187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/","msgid":"<87v8ohi5ng.fsf@oldenburg.str.redhat.com>","list_archive_url":null,"date":"2022-10-18T14:10:43","name":"[v2] libiberty: Fix C89-isms in configure tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87v8ohi5ng.fsf@oldenburg.str.redhat.com/mbox/"},{"id":4191,"url":"https://patchwork.plctlab.org/api/1.2/patches/4191/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/","msgid":"<20221018141310.3139378-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T14:13:10","name":"c++ modules: stream non-trailing default targs [PR105045]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018141310.3139378-1-ppalka@redhat.com/mbox/"},{"id":4214,"url":"https://patchwork.plctlab.org/api/1.2/patches/4214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/","msgid":"<20221018151212.1523137-1-manolis.tsamis@vrull.eu>","list_archive_url":null,"date":"2022-10-18T15:12:12","name":"[v2] Enable shrink wrapping for the RISC-V target.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018151212.1523137-1-manolis.tsamis@vrull.eu/mbox/"},{"id":4269,"url":"https://patchwork.plctlab.org/api/1.2/patches/4269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/","msgid":"<20221018173829.392773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-18T17:38:29","name":"c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018173829.392773-1-polacek@redhat.com/mbox/"},{"id":4275,"url":"https://patchwork.plctlab.org/api/1.2/patches/4275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/","msgid":"<20221018181050.1629201-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:49","name":"[1/2] c++ modules: streaming enum with no enumerators [PR102600]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-1-ppalka@redhat.com/mbox/"},{"id":4276,"url":"https://patchwork.plctlab.org/api/1.2/patches/4276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/","msgid":"<20221018181050.1629201-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-18T18:10:50","name":"[2/2] c++ modules: always stream TYPE_MIN/MAX_VALUE for enums [PR106848]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018181050.1629201-2-ppalka@redhat.com/mbox/"},{"id":4303,"url":"https://patchwork.plctlab.org/api/1.2/patches/4303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/","msgid":"<9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com>","list_archive_url":null,"date":"2022-10-18T19:27:04","name":"OpenMP: Fix reverse offload GOMP_TARGET_REV IFN corner cases [PR107236]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9e2d0331-92c4-c8a6-a662-61f298fb3976@codesourcery.com/mbox/"},{"id":4322,"url":"https://patchwork.plctlab.org/api/1.2/patches/4322/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/","msgid":"<20221018211204.0BCA533E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-18T21:12:00","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018211204.0BCA533E4A@hamza.pair.com/mbox/"},{"id":4342,"url":"https://patchwork.plctlab.org/api/1.2/patches/4342/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T22:14:54","name":"pch: Fix streaming of strings with embedded null bytes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/aa605ce17fbe4783b46a2cea7b3fa6d99d2cbfe6.1666131048.git.lhyatt@gmail.com/mbox/"},{"id":4364,"url":"https://patchwork.plctlab.org/api/1.2/patches/4364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/","msgid":"<20221018232301.264776-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-18T23:23:01","name":"Canonicalize vec_perm index to make the first index come from the first vector.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221018232301.264776-1-hongtao.liu@intel.com/mbox/"},{"id":4365,"url":"https://patchwork.plctlab.org/api/1.2/patches/4365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-18T23:26:40","name":"[committed] c: Diagnose \"enum tag;\" after definition [PR107164]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210182326090.2363097@digraph.polyomino.org.uk/mbox/"},{"id":4421,"url":"https://patchwork.plctlab.org/api/1.2/patches/4421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/","msgid":"<31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com>","list_archive_url":null,"date":"2022-10-19T03:18:42","name":"vect: Try folding first for shifted value generation [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31c05be7-64bf-8d93-934c-63262e082e68@linux.ibm.com/mbox/"},{"id":4422,"url":"https://patchwork.plctlab.org/api/1.2/patches/4422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T03:19:00","name":"rs6000/test: Support vect_long_long effective target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3c052a5-70d2-56e7-226d-5b148924df6b@linux.ibm.com/mbox/"},{"id":4441,"url":"https://patchwork.plctlab.org/api/1.2/patches/4441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/","msgid":"<20221019060321.61112-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-19T06:03:21","name":"Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019060321.61112-1-hongyu.wang@intel.com/mbox/"},{"id":4445,"url":"https://patchwork.plctlab.org/api/1.2/patches/4445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T06:22:11","name":"s390: Fix bootstrap error with checking and -m31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d6f0093a-cba8-6b60-aacc-ca02f781844b@linux.ibm.com/mbox/"},{"id":4467,"url":"https://patchwork.plctlab.org/api/1.2/patches/4467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:48:23","name":"c++: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+rxzMBPmFcWzqe@tucnak/mbox/"},{"id":4468,"url":"https://patchwork.plctlab.org/api/1.2/patches/4468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T07:54:50","name":"expr: Fix ICE on BFmode -> SFmode conversion of constant [PR107262]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+tShfF4ku2nMoM@tucnak/mbox/"},{"id":4469,"url":"https://patchwork.plctlab.org/api/1.2/patches/4469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:00:37","name":"c++: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+upcPTOYp9/pFM@tucnak/mbox/"},{"id":4470,"url":"https://patchwork.plctlab.org/api/1.2/patches/4470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:02:11","name":"match.pd: Add 2 TYPE_OVERFLOW_SANITIZED checks [PR106990]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+vA4HZAdC68eE4@tucnak/mbox/"},{"id":4476,"url":"https://patchwork.plctlab.org/api/1.2/patches/4476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/","msgid":"<3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-19T08:16:24","name":"[v3] xtensa: Prepare the transition from Reload to LRA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3054719f-6688-211c-da07-93c0fbf7c038@yahoo.co.jp/mbox/"},{"id":4479,"url":"https://patchwork.plctlab.org/api/1.2/patches/4479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:23:16","name":"libstdc++-v3: Implement {,b}float16_t nextafter and some fixes [PR106652]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+z9IfvRybw/D2c@tucnak/mbox/"},{"id":4582,"url":"https://patchwork.plctlab.org/api/1.2/patches/4582/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T08:50:00","name":"i386: Fix up __bf16 handling on ia32","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0+6OPW020p5Zran@tucnak/mbox/"},{"id":4605,"url":"https://patchwork.plctlab.org/api/1.2/patches/4605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/","msgid":"<20221019085530.9691513345@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-19T08:55:30","name":"tree-optimization/106781 - adjust cgraph lhs removal","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019085530.9691513345@imap2.suse-dmz.suse.de/mbox/"},{"id":4918,"url":"https://patchwork.plctlab.org/api/1.2/patches/4918/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019094214.1734353-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T09:42:15","name":"arm: Allow to override location of .gnu.sgstubs section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019094214.1734353-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5239,"url":"https://patchwork.plctlab.org/api/1.2/patches/5239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:27:22","name":"Fortran: Fix non_negative_strides_array_p","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c5888ab6-564e-33ad-452b-f69e52c66b31@codesourcery.com/mbox/"},{"id":5406,"url":"https://patchwork.plctlab.org/api/1.2/patches/5406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T12:59:04","name":"libstdc++-v3: Some std::*float*_t charconv and i/ostream overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y0/0mF4j3680bCG8@tucnak/mbox/"},{"id":5444,"url":"https://patchwork.plctlab.org/api/1.2/patches/5444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:24:43","name":"[(pushed)] avr: remove useless @tie{} directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a41c1abe-3bd4-9079-6d06-a7a00b5aa3ef@suse.cz/mbox/"},{"id":5536,"url":"https://patchwork.plctlab.org/api/1.2/patches/5536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/","msgid":"<20221019140212.44796-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:02:12","name":"[COMMITTED,PR,tree-optimization/107312] Make range_true_and_false work with 1-bit signed types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019140212.44796-1-aldyh@redhat.com/mbox/"},{"id":5573,"url":"https://patchwork.plctlab.org/api/1.2/patches/5573/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/","msgid":"<20221019141341.3218C33E1B@hamza.pair.com>","list_archive_url":null,"date":"2022-10-19T14:13:38","name":"[committed] wwwdocs: codingconventions: Fix two typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141341.3218C33E1B@hamza.pair.com/mbox/"},{"id":5587,"url":"https://patchwork.plctlab.org/api/1.2/patches/5587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T14:18:42","name":"[OG12,committed] Fortran: Fix delinearization regression","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c64b0db5-9acb-ac22-1473-8759c1188a90@codesourcery.com/mbox/"},{"id":5591,"url":"https://patchwork.plctlab.org/api/1.2/patches/5591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/","msgid":"<20221019141949.1741947-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-19T14:19:50","name":"[v4] testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019141949.1741947-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":5594,"url":"https://patchwork.plctlab.org/api/1.2/patches/5594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/","msgid":"<20221019143141.248710-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T14:31:41","name":"libstdc++: Fix typo in stride_view'\''s operator- [PR107313]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019143141.248710-1-ppalka@redhat.com/mbox/"},{"id":5693,"url":"https://patchwork.plctlab.org/api/1.2/patches/5693/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:27:37","name":"testsuite: Default make check-g++ vs. tests for newest C++ standard","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AXafpqS9xxvvTp@tucnak/mbox/"},{"id":5695,"url":"https://patchwork.plctlab.org/api/1.2/patches/5695/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T15:37:17","name":"[OG12,committed] Fix omp-expand.cc'\''s expand_omp_target for OpenACC","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ca0fe26c-5422-d5ee-27b0-cdfbee80b0dc@codesourcery.com/mbox/"},{"id":5725,"url":"https://patchwork.plctlab.org/api/1.2/patches/5725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/","msgid":"<0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:04:03","name":"[COMMITTED] Use Value_Range when applying inferred ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0dfdbb0d-3ea3-70e6-7a16-51bcc0d9a86c@redhat.com/mbox/"},{"id":5741,"url":"https://patchwork.plctlab.org/api/1.2/patches/5741/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:22:59","name":"testsuite: Fix up c2x-enum-1.c for 32-bit arches [PR107311]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1AkY7V2xil5Wpub@tucnak/mbox/"},{"id":5742,"url":"https://patchwork.plctlab.org/api/1.2/patches/5742/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T16:38:08","name":"[v2] c++: Mitigate -Wuseless-cast with classes [PR85043]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1An8APGvWejfjHX@redhat.com/mbox/"},{"id":5744,"url":"https://patchwork.plctlab.org/api/1.2/patches/5744/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/","msgid":"<20221019164645.301739-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-19T16:46:45","name":"libstdc++: Implement P2474R2 changes to views::take/drop","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019164645.301739-1-ppalka@redhat.com/mbox/"},{"id":5821,"url":"https://patchwork.plctlab.org/api/1.2/patches/5821/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/","msgid":"<20221019191929.3262862-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-19T19:19:31","name":"libstdc++: Enable _GLIBCXX_WEAK_DEFINITION on more platforms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019191929.3262862-1-arsen@aarsen.me/mbox/"},{"id":5839,"url":"https://patchwork.plctlab.org/api/1.2/patches/5839/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/","msgid":"","list_archive_url":null,"date":"2022-10-19T20:49:44","name":"Fortran: error recovery with references of bad array constructors [PR105633]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-d13d78b2-088f-400d-978c-b700912aeb30-1666212584693@3c-app-gmx-bap39/mbox/"},{"id":5849,"url":"https://patchwork.plctlab.org/api/1.2/patches/5849/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/","msgid":"<20221019205249.1502419-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-19T20:52:49","name":"[committed] analyzer: fix ICE on __builtin_ms_va_copy [PR105765]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019205249.1502419-1-dmalcolm@redhat.com/mbox/"},{"id":5851,"url":"https://patchwork.plctlab.org/api/1.2/patches/5851/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/","msgid":"<20221019211550.135116-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-19T21:15:50","name":"[COMMITTED] Always check result from build_ in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019211550.135116-1-aldyh@redhat.com/mbox/"},{"id":5855,"url":"https://patchwork.plctlab.org/api/1.2/patches/5855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-19T21:56:41","name":"[committed] c: C2x %wN, %wfN format checking","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210192155530.14960@digraph.polyomino.org.uk/mbox/"},{"id":5866,"url":"https://patchwork.plctlab.org/api/1.2/patches/5866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/","msgid":"<20221019220638.13422-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-19T22:06:38","name":"bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221019220638.13422-1-david.faust@oracle.com/mbox/"},{"id":5930,"url":"https://patchwork.plctlab.org/api/1.2/patches/5930/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/","msgid":"<06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-19T23:08:54","name":"diagnostics: Allow FEs to keep customizations for middle end [PR101551, PR106274]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/06ea9c1bd7e9b1493a1e740d8b6cf6f72be3db3e.1666220603.git.lhyatt@gmail.com/mbox/"},{"id":5942,"url":"https://patchwork.plctlab.org/api/1.2/patches/5942/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/","msgid":"<20221020000559.371886-1-whh8b@obs.cr>","list_archive_url":null,"date":"2022-10-20T00:05:59","name":"libstdc++: Refactor implementation of operator+ for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020000559.371886-1-whh8b@obs.cr/mbox/"},{"id":5945,"url":"https://patchwork.plctlab.org/api/1.2/patches/5945/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/","msgid":"<8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com>","list_archive_url":null,"date":"2022-10-20T00:37:57","name":"[COMMITTED] PR c++/106654 - Add assume support to VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8601499b-9b56-5ecd-4838-b9fbd120b043@redhat.com/mbox/"},{"id":5957,"url":"https://patchwork.plctlab.org/api/1.2/patches/5957/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/","msgid":"<20221020020507.616781-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-10-20T02:05:07","name":"[v4] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020020507.616781-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":6097,"url":"https://patchwork.plctlab.org/api/1.2/patches/6097/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/","msgid":"<20221020092917.358DD13494@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T09:29:16","name":"c/107305 - avoid ICEing with invalid GIMPLE input to the GIMPLE FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020092917.358DD13494@imap2.suse-dmz.suse.de/mbox/"},{"id":6102,"url":"https://patchwork.plctlab.org/api/1.2/patches/6102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:32","name":"[v4,1/4] RISC-V: Minimal support of z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-2-jiawei@iscas.ac.cn/mbox/"},{"id":6103,"url":"https://patchwork.plctlab.org/api/1.2/patches/6103/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:33","name":"[v4,2/4] RISC-V: Target support for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-3-jiawei@iscas.ac.cn/mbox/"},{"id":6105,"url":"https://patchwork.plctlab.org/api/1.2/patches/6105/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-4-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:34","name":"[v4,3/4] RISC-V: Limit regs use for z*inx extension.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-4-jiawei@iscas.ac.cn/mbox/"},{"id":6104,"url":"https://patchwork.plctlab.org/api/1.2/patches/6104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/","msgid":"<20221020093235.5071-5-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-10-20T09:32:35","name":"[v4,4/4] RISC-V: Add zhinx/zhinxmin testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020093235.5071-5-jiawei@iscas.ac.cn/mbox/"},{"id":6108,"url":"https://patchwork.plctlab.org/api/1.2/patches/6108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:39:44","name":"[pushed] aarch64: Fix matching of BRKNS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0z27s0v.fsf@arm.com/mbox/"},{"id":6109,"url":"https://patchwork.plctlab.org/api/1.2/patches/6109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:40:51","name":"[pushed] aarch64: Prevent generation of /M BRKAS and BRKBS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptk04u7rz0.fsf@arm.com/mbox/"},{"id":6111,"url":"https://patchwork.plctlab.org/api/1.2/patches/6111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:41:27","name":"[pushed] aarch64: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedv27ry0.fsf@arm.com/mbox/"},{"id":6112,"url":"https://patchwork.plctlab.org/api/1.2/patches/6112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:04","name":"[pushed] aarch64: Use using directives to inherit constructors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rla7rwz.fsf@arm.com/mbox/"},{"id":6110,"url":"https://patchwork.plctlab.org/api/1.2/patches/6110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:42:39","name":"[pushed] aarch64: Commonise some folding code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35bi7rw0.fsf@arm.com/mbox/"},{"id":6113,"url":"https://patchwork.plctlab.org/api/1.2/patches/6113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/","msgid":"<87o7u6hl7c.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T09:56:55","name":"Make '\''autoreconf'\'' work for '\''gcc'\'', '\''libobjc'\'' (was: [PATCH] regenerate configure files and config.h.in files)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87o7u6hl7c.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6128,"url":"https://patchwork.plctlab.org/api/1.2/patches/6128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/","msgid":"<87lepahkt3.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:05:28","name":"amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421] (was: [PATCH] [og12] amdgcn: Use FLAT addressing for all functions with pointer arguments)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87lepahkt3.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6140,"url":"https://patchwork.plctlab.org/api/1.2/patches/6140/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zyhk5r.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T10:19:28","name":"Add '\''libgomp.oacc-c-c++-common/private-big-1.c'\'' [PR105421] (was: amdgcn: Use FLAT addressing for all functions with pointer arguments [PR105421])","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zyhk5r.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6151,"url":"https://patchwork.plctlab.org/api/1.2/patches/6151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/","msgid":"<20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-20T10:49:42","name":"Avoid PHI - PHI recurrence in vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020104942.DDA6113AF5@imap2.suse-dmz.suse.de/mbox/"},{"id":6154,"url":"https://patchwork.plctlab.org/api/1.2/patches/6154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/","msgid":"<20221020110305.23A3033E79@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T11:03:03","name":"[committed] wwwdocs: *: Omit trailing slash for tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020110305.23A3033E79@hamza.pair.com/mbox/"},{"id":6155,"url":"https://patchwork.plctlab.org/api/1.2/patches/6155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/","msgid":"<87a65qhhk0.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-20T11:15:43","name":"Remove support for Intel MIC offloading (was: [PATCH] Remove dead code.)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87a65qhhk0.fsf@euler.schwinge.homeip.net/mbox/"},{"id":6162,"url":"https://patchwork.plctlab.org/api/1.2/patches/6162/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-20T11:38:43","name":"Add '\''gcc.dg/tree-ssa/pr107195-3.c'\'' [PR107195] (was: Add '\''c-c++-common/torture/pr107195-1.c'\'' [PR107195] (was: [COMMITTED] [PR107195] Set range to zero when nonzero mask is 0.))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87y1taencs.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":6171,"url":"https://patchwork.plctlab.org/api/1.2/patches/6171/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:04:19","name":"[committed] passes: Fix a comment typo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5Qw0au5ahZKvj@tucnak/mbox/"},{"id":6172,"url":"https://patchwork.plctlab.org/api/1.2/patches/6172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:05:17","name":"[committed] testsuite: Add some missing -Wno-psabi options","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1E5fSXzOgOZcX67@tucnak/mbox/"},{"id":6182,"url":"https://patchwork.plctlab.org/api/1.2/patches/6182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T12:48:17","name":"match.pd: Fix up gcc.dg/pr54346.c on i686-linux [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FDkdIxfNGPH7KZ@tucnak/mbox/"},{"id":6183,"url":"https://patchwork.plctlab.org/api/1.2/patches/6183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/","msgid":"<20221020125615.2198195-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T12:56:16","name":"libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020125615.2198195-1-arsen@aarsen.me/mbox/"},{"id":6210,"url":"https://patchwork.plctlab.org/api/1.2/patches/6210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T13:58:09","name":"vect: Fix vectype when widening container type in bitfield pattern [PR107326]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f65c009b-bbff-3358-b3f4-c4ce73f01d7c@arm.com/mbox/"},{"id":6211,"url":"https://patchwork.plctlab.org/api/1.2/patches/6211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/","msgid":"<20221020140740.415427-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:07:40","name":"c++ modules: handle CONCEPT_DECL in node_template_info [PR102963]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020140740.415427-1-ppalka@redhat.com/mbox/"},{"id":6215,"url":"https://patchwork.plctlab.org/api/1.2/patches/6215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/","msgid":"<20221020141336.228799-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:35","name":"[COMMITTED] Replace finite_operands_p with maybe_isnan.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-1-aldyh@redhat.com/mbox/"},{"id":6214,"url":"https://patchwork.plctlab.org/api/1.2/patches/6214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/","msgid":"<20221020141336.228799-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T14:13:36","name":"[COMMITTED] Do not set NAN flags for VARYING ranges when !HONOR_NANS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020141336.228799-2-aldyh@redhat.com/mbox/"},{"id":6221,"url":"https://patchwork.plctlab.org/api/1.2/patches/6221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/","msgid":"<20221020142019.2418744-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:20:19","name":"[v2] libstdc++: Don'\''t use gstdint.h anymore","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020142019.2418744-1-arsen@aarsen.me/mbox/"},{"id":6224,"url":"https://patchwork.plctlab.org/api/1.2/patches/6224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:38:33","name":"c++, v2: Fix up mangling ICE with void{} [PR106863]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1FdaWQjQMbkJ3rB@tucnak/mbox/"},{"id":6235,"url":"https://patchwork.plctlab.org/api/1.2/patches/6235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/","msgid":"<20221020145849.2459976-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T14:58:53","name":"libstdc++: Make placeholders inline when inline variables are available","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020145849.2459976-1-arsen@aarsen.me/mbox/"},{"id":6265,"url":"https://patchwork.plctlab.org/api/1.2/patches/6265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/","msgid":"<20221020154948.2511787-1-arsen@aarsen.me>","list_archive_url":null,"date":"2022-10-20T15:49:50","name":"libstdc++: Enable building libstdc++.{a,so} when !HOSTED","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020154948.2511787-1-arsen@aarsen.me/mbox/"},{"id":6282,"url":"https://patchwork.plctlab.org/api/1.2/patches/6282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/","msgid":"<33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz>","list_archive_url":null,"date":"2022-10-20T16:07:38","name":"[(pushed)] Remove dead link to Buildbot.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/33d3376e-0ecd-6fd1-c0be-e4aaf63e7b9a@suse.cz/mbox/"},{"id":6284,"url":"https://patchwork.plctlab.org/api/1.2/patches/6284/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/","msgid":"<20221020161414.7430-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T16:14:13","name":"OpenMP: Duplicate checking for map clauses in Fortran (PR107214)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020161414.7430-1-julian@codesourcery.com/mbox/"},{"id":6298,"url":"https://patchwork.plctlab.org/api/1.2/patches/6298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T16:33:40","name":"PATCH: c++tools: fix compilation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAAOQCfSSoVe+gmnco1uwJiE6=VFHboNXweEehqLsw763c5OwwA@mail.gmail.com/mbox/"},{"id":6299,"url":"https://patchwork.plctlab.org/api/1.2/patches/6299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/","msgid":"<20221020164633.256422-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T16:46:33","name":"[COMMITTED] A false UNORDERED_ means neither operand can be a NAN.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020164633.256422-1-aldyh@redhat.com/mbox/"},{"id":6300,"url":"https://patchwork.plctlab.org/api/1.2/patches/6300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/","msgid":"<562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com>","list_archive_url":null,"date":"2022-10-20T16:50:44","name":"Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/562bb602-4a49-46b5-acd2-5755372aa755@eagercon.com/mbox/"},{"id":6303,"url":"https://patchwork.plctlab.org/api/1.2/patches/6303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/","msgid":"<20221020165734.1113688-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:57:34","name":"Always use TYPE_MODE instead of DECL_MODE for vector field","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020165734.1113688-1-hjl.tools@gmail.com/mbox/"},{"id":6312,"url":"https://patchwork.plctlab.org/api/1.2/patches/6312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:35:37","name":"Microblaze: Fix uninitialized variable warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffef327d-54c2-1c52-319a-419d11c60bf0@eagerm.com/mbox/"},{"id":6313,"url":"https://patchwork.plctlab.org/api/1.2/patches/6313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/","msgid":"<3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com>","list_archive_url":null,"date":"2022-10-20T17:38:08","name":"[OG12] libgomp.c-c++-common/requires-4.c: dg-xfail-run-if for USM with -foffload-memory=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3df859fd-fb25-1930-5448-33299b51549a@codesourcery.com/mbox/"},{"id":6315,"url":"https://patchwork.plctlab.org/api/1.2/patches/6315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T17:41:53","name":"[OG12] omp-oacc-kernels-decompose.cc: fix -fcompare-debug with GIMPLE_DEBUG","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/cdea12bb-4d15-62a1-5e55-5948434568ab@codesourcery.com/mbox/"},{"id":6364,"url":"https://patchwork.plctlab.org/api/1.2/patches/6364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/","msgid":"<20221020194222.259811-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:42:22","name":"[COMMITTED] Add op[12]_range for UNORDERED_LT entries in range-op.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194222.259811-1-aldyh@redhat.com/mbox/"},{"id":6366,"url":"https://patchwork.plctlab.org/api/1.2/patches/6366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/","msgid":"<20221020194326.260151-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-20T19:43:26","name":"[COMMITTED,PR,c++/106654] Handle non-irange ranges in get_range_global for default defs.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020194326.260151-1-aldyh@redhat.com/mbox/"},{"id":6376,"url":"https://patchwork.plctlab.org/api/1.2/patches/6376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/","msgid":"<20221020202053.3389227-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-20T20:20:53","name":"[RFA] tree: add build_string_literal overloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020202053.3389227-1-jason@redhat.com/mbox/"},{"id":6397,"url":"https://patchwork.plctlab.org/api/1.2/patches/6397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/","msgid":"<20221020204825.3248771-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-20T20:48:26","name":"cpp/remap: Only override if string matched","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020204825.3248771-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6423,"url":"https://patchwork.plctlab.org/api/1.2/patches/6423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/","msgid":"<20221020215402.ED7CC33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-20T21:54:01","name":"[committed] wwwdocs: *: Use
instead of
","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221020215402.ED7CC33E63@hamza.pair.com/mbox/"},{"id":6471,"url":"https://patchwork.plctlab.org/api/1.2/patches/6471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-21T01:52:06","name":"Ping^3 [PATCH V2] Add attribute hot judgement for INLINE_HINT_known_hot hint.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/SJ0PR11MB5600A9CDD52DBEC97E81257D9E2D9@SJ0PR11MB5600.namprd11.prod.outlook.com/mbox/"},{"id":6491,"url":"https://patchwork.plctlab.org/api/1.2/patches/6491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T02:58:35","name":"xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/faee7f9c-aef5-33e7-5f22-a52464ee4c35@yahoo.co.jp/mbox/"},{"id":6510,"url":"https://patchwork.plctlab.org/api/1.2/patches/6510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/","msgid":"<20221021050159.121335-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-21T05:01:59","name":"RISC-V: Add type attribute for atomic instructions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021050159.121335-1-monk.chiang@sifive.com/mbox/"},{"id":6532,"url":"https://patchwork.plctlab.org/api/1.2/patches/6532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/","msgid":"<20221021065447.GA10032@delia>","list_archive_url":null,"date":"2022-10-21T06:54:48","name":"[committed] Don'\''t build readline/libreadline.a, when --with-system-readline is supplied","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021065447.GA10032@delia/mbox/"},{"id":6533,"url":"https://patchwork.plctlab.org/api/1.2/patches/6533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/","msgid":"<20221021071435.00F4633E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-21T07:14:31","name":"[committed] wwwdocs: style: Simplify handling of containers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021071435.00F4633E4A@hamza.pair.com/mbox/"},{"id":6534,"url":"https://patchwork.plctlab.org/api/1.2/patches/6534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:15:31","name":"i386: Fix up BFmode comparisons in conditional moves [PR107322]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JHE6thlGROTB36@tucnak/mbox/"},{"id":6537,"url":"https://patchwork.plctlab.org/api/1.2/patches/6537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:23:17","name":"builtins: Add __builtin_nextafterf16b builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JI5QFI4PPKRDJk@tucnak/mbox/"},{"id":6540,"url":"https://patchwork.plctlab.org/api/1.2/patches/6540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:29:14","name":"libstdc++: Small extended float support tweaks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKSqMSPD9xR8qk@tucnak/mbox/"},{"id":6541,"url":"https://patchwork.plctlab.org/api/1.2/patches/6541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:30:55","name":"c++, v2: Don'\''t shortcut TREE_CONSTANT vector type CONSTRUCTORs in cxx_eval_constant_expression [PR107295]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1JKrxD7/o9itqqG@tucnak/mbox/"},{"id":6542,"url":"https://patchwork.plctlab.org/api/1.2/patches/6542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/","msgid":"","list_archive_url":null,"date":"2022-10-21T07:31:09","name":"[zero-call-used-regs] Add leafy mode for zero-call-used-regs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/orr0z1ljk2.fsf@lxoliva.fsfla.org/mbox/"},{"id":6599,"url":"https://patchwork.plctlab.org/api/1.2/patches/6599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/","msgid":"<20221021091621.335F21331A@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-21T09:16:20","name":"tree-optimization/107323 - loop distribution partition ordering issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021091621.335F21331A@imap2.suse-dmz.suse.de/mbox/"},{"id":6607,"url":"https://patchwork.plctlab.org/api/1.2/patches/6607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/","msgid":"<20221021095119.473425-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-21T09:51:19","name":"[committed] libstdc++: Fix std::move_only_function for incomplete parameter types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021095119.473425-1-jwakely@redhat.com/mbox/"},{"id":6668,"url":"https://patchwork.plctlab.org/api/1.2/patches/6668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/","msgid":"<20221021122414.3375395-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-21T12:24:15","name":"lto: Always quote path to touch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021122414.3375395-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":6709,"url":"https://patchwork.plctlab.org/api/1.2/patches/6709/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/","msgid":"<20221021131426.308205-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-21T13:14:26","name":"Rename nonzero_bits to known_zero_bits.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021131426.308205-1-aldyh@redhat.com/mbox/"},{"id":6729,"url":"https://patchwork.plctlab.org/api/1.2/patches/6729/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-2-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:02","name":"[1/2] ivopts: Revert computation of address cost complexity.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-2-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6731,"url":"https://patchwork.plctlab.org/api/1.2/patches/6731/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/","msgid":"<20221021135203.626255-3-dimitrije.milosevic@syrmia.com>","list_archive_url":null,"date":"2022-10-21T13:52:03","name":"[2/2] ivopts: Consider number of invariants when calculating register pressure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021135203.626255-3-dimitrije.milosevic@syrmia.com/mbox/"},{"id":6800,"url":"https://patchwork.plctlab.org/api/1.2/patches/6800/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:42:48","name":"builtins: Add various complex builtins for _Float{16,32,64,128,32x,64x,128x}","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1K9+NDQQlJp87YK@tucnak/mbox/"},{"id":6804,"url":"https://patchwork.plctlab.org/api/1.2/patches/6804/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-21T15:58:19","name":"libstdc++-v3: support for extended floating point types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1LBm4u+R3Ka28Dj@tucnak/mbox/"},{"id":6805,"url":"https://patchwork.plctlab.org/api/1.2/patches/6805/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:49","name":"[1/2] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-1-dmalcolm@redhat.com/mbox/"},{"id":6806,"url":"https://patchwork.plctlab.org/api/1.2/patches/6806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/","msgid":"<20221021160150.1600351-2-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-21T16:01:50","name":"[2/2] analyzer: use std::unique_ptr for pending_diagnostic/note","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021160150.1600351-2-dmalcolm@redhat.com/mbox/"},{"id":6863,"url":"https://patchwork.plctlab.org/api/1.2/patches/6863/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/","msgid":"<129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com>","list_archive_url":null,"date":"2022-10-21T16:42:31","name":"vect: Make vect_check_gather_scatter reject offsets that aren'\''t multiples of BITS_PER_UNIT [PR107346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/129db1b0-0d2a-b768-bc80-9f73d665e8f8@arm.com/mbox/"},{"id":7021,"url":"https://patchwork.plctlab.org/api/1.2/patches/7021/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:15:11","name":"c: tree: target: C2x (...) function prototypes and va_start relaxation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2210212214320.150427@digraph.polyomino.org.uk/mbox/"},{"id":7022,"url":"https://patchwork.plctlab.org/api/1.2/patches/7022/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/","msgid":"","list_archive_url":null,"date":"2022-10-21T22:46:13","name":"[v2] xtensa: Make register A0 allocable for the CALL0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dfa5eafc-d6a9-dfe3-7bb5-e82932de0add@yahoo.co.jp/mbox/"},{"id":7023,"url":"https://patchwork.plctlab.org/api/1.2/patches/7023/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/","msgid":"<20221021232824.1093138-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:28:24","name":"c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232824.1093138-1-polacek@redhat.com/mbox/"},{"id":7024,"url":"https://patchwork.plctlab.org/api/1.2/patches/7024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/","msgid":"<20221021232922.1093229-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-21T23:29:22","name":"c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221021232922.1093229-1-polacek@redhat.com/mbox/"},{"id":7880,"url":"https://patchwork.plctlab.org/api/1.2/patches/7880/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/","msgid":"<9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com>","list_archive_url":null,"date":"2022-10-22T11:54:20","name":"libgcc: Update '\''gthr-mcf.h'\'' to include a dedicated header for libobjc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d2923cb-90cb-a0da-3b80-ac9e543af880@126.com/mbox/"},{"id":7893,"url":"https://patchwork.plctlab.org/api/1.2/patches/7893/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/","msgid":"<20221022142529.376406-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-22T14:25:29","name":"[COMMITTED] Update selftest such that [-Inf, +Inf] is always VARYING for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022142529.376406-1-aldyh@redhat.com/mbox/"},{"id":7917,"url":"https://patchwork.plctlab.org/api/1.2/patches/7917/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/","msgid":"<20221022175911.08E2733ED8@hamza.pair.com>","list_archive_url":null,"date":"2022-10-22T17:59:08","name":"[committed] wwwdocs: index: Rotate news from 2018-08 to 2020-12","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221022175911.08E2733ED8@hamza.pair.com/mbox/"},{"id":7967,"url":"https://patchwork.plctlab.org/api/1.2/patches/7967/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/","msgid":"<20221023093454.7et6anfgzksfssxg@begin>","list_archive_url":null,"date":"2022-10-23T09:34:54","name":": Fix static-pie on Hurd target","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023093454.7et6anfgzksfssxg@begin/mbox/"},{"id":8042,"url":"https://patchwork.plctlab.org/api/1.2/patches/8042/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/","msgid":"<20221023145633.501586-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-23T14:56:33","name":"[PR,tree-optimization/107365] Check HONOR_NANS instead of flag_finite_math_only in frange:verify_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023145633.501586-1-aldyh@redhat.com/mbox/"},{"id":8060,"url":"https://patchwork.plctlab.org/api/1.2/patches/8060/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/","msgid":"<20221023165224.97237-1-keegan@undefinedbehaviour.org>","list_archive_url":null,"date":"2022-10-23T16:52:24","name":"c: If -fplan9-extensions, allow duplicate field declarations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221023165224.97237-1-keegan@undefinedbehaviour.org/mbox/"},{"id":8102,"url":"https://patchwork.plctlab.org/api/1.2/patches/8102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/","msgid":"<20221024002828.28861-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-24T00:28:28","name":"Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024002828.28861-1-mark@harmstone.com/mbox/"},{"id":8110,"url":"https://patchwork.plctlab.org/api/1.2/patches/8110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/","msgid":"<20221024013916.14043-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:39:16","name":"RISC-V: Fix REG_CLASS_CONTENTS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024013916.14043-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8115,"url":"https://patchwork.plctlab.org/api/1.2/patches/8115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/","msgid":"<20221024015344.22546-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T01:53:44","name":"RISC-V: Support (set (mem) (const_poly_int)) handling and remove TI/TF.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024015344.22546-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8116,"url":"https://patchwork.plctlab.org/api/1.2/patches/8116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020312.26851-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:03:12","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020312.26851-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8121,"url":"https://patchwork.plctlab.org/api/1.2/patches/8121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020524.27704-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:05:24","name":"RISC-V: Remove unused TI/TF vector modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020524.27704-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8122,"url":"https://patchwork.plctlab.org/api/1.2/patches/8122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/","msgid":"<20221024020853.29547-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:08:53","name":"RISC-V: Support load/store in mov pattern for RVV modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024020853.29547-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8125,"url":"https://patchwork.plctlab.org/api/1.2/patches/8125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022028.197505-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:20:28","name":"RISC-V: Replace CONSTEXPR with constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022028.197505-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8127,"url":"https://patchwork.plctlab.org/api/1.2/patches/8127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/","msgid":"<20221024022737.52627-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T02:27:37","name":"RISC-V: Support (set (mem) (const_poly_int))","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024022737.52627-1-juzhe.zhong@rivai.ai/mbox/"},{"id":8129,"url":"https://patchwork.plctlab.org/api/1.2/patches/8129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/","msgid":"<20221024024604.18324-1-lili.cui@intel.com>","list_archive_url":null,"date":"2022-10-24T02:46:04","name":"ix86: Suggest unroll factor for loop vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024024604.18324-1-lili.cui@intel.com/mbox/"},{"id":8137,"url":"https://patchwork.plctlab.org/api/1.2/patches/8137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T03:14:20","name":"[PATCH-2,rs6000] Reverse V8HI on Power8 by vector rotation [PR100866]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4b84496-105a-200f-3a88-2b0a33ce638d@linux.ibm.com/mbox/"},{"id":8181,"url":"https://patchwork.plctlab.org/api/1.2/patches/8181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:19:17","name":"c, c++: Fix up excess precision handling of scalar_to_vector conversion [PR107358]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y8dfwmYoaac6EW@tucnak/mbox/"},{"id":8184,"url":"https://patchwork.plctlab.org/api/1.2/patches/8184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-24T07:27:25","name":"c++: Fix up constexpr handling of char/signed char/short pre/post inc/decrement [PR105774]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1Y+XfMW7lkamX2r@tucnak/mbox/"},{"id":8228,"url":"https://patchwork.plctlab.org/api/1.2/patches/8228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/","msgid":"<1910003.PYKUYFuaPT@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:25:10","name":"Relax assertion in profile.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1910003.PYKUYFuaPT@fomalhaut/mbox/"},{"id":8247,"url":"https://patchwork.plctlab.org/api/1.2/patches/8247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/","msgid":"<3519176.R56niFO833@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:54:55","name":"ARM: Make ARMv8-M attribute cmse_nonsecure_call work in Ada","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3519176.R56niFO833@fomalhaut/mbox/"},{"id":8248,"url":"https://patchwork.plctlab.org/api/1.2/patches/8248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/","msgid":"<1806820.atdPhlSkOF@fomalhaut>","list_archive_url":null,"date":"2022-10-24T08:57:31","name":"Aarch64: Do not define DONT_USE_BUILTIN_SETJMP","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1806820.atdPhlSkOF@fomalhaut/mbox/"},{"id":8252,"url":"https://patchwork.plctlab.org/api/1.2/patches/8252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/","msgid":"<20221024090125.16371-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-24T09:01:25","name":"Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024090125.16371-1-haochen.jiang@intel.com/mbox/"},{"id":8288,"url":"https://patchwork.plctlab.org/api/1.2/patches/8288/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/","msgid":"<20221024095530.16284-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-10-24T09:55:30","name":"RISC-V: Add h extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024095530.16284-1-kito.cheng@sifive.com/mbox/"},{"id":8324,"url":"https://patchwork.plctlab.org/api/1.2/patches/8324/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/","msgid":"<95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com>","list_archive_url":null,"date":"2022-10-24T10:43:08","name":"vect: Fix wrong shift_n after widening on BE [PR107338]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/95d598d7-4f00-ad36-08f9-4b5942e48e42@linux.ibm.com/mbox/"},{"id":9131,"url":"https://patchwork.plctlab.org/api/1.2/patches/9131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/","msgid":"<20221024133316.33026-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-24T13:33:16","name":"[PR,tree-optimization/107355] Handle NANs in abs range-op entry.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024133316.33026-1-aldyh@redhat.com/mbox/"},{"id":9516,"url":"https://patchwork.plctlab.org/api/1.2/patches/9516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/","msgid":"<20221024142414.161380-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-24T14:24:14","name":"RISC-V: Fix typo.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024142414.161380-1-juzhe.zhong@rivai.ai/mbox/"},{"id":9688,"url":"https://patchwork.plctlab.org/api/1.2/patches/9688/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/","msgid":"<7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:26:44","name":"[OG12,commit] amdgcn, libgomp: USM allocation update","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7bb722dc-0e73-dce2-d05f-d471663366a4@codesourcery.com/mbox/"},{"id":9689,"url":"https://patchwork.plctlab.org/api/1.2/patches/9689/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/","msgid":"<20221024162726.3463437-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-24T16:27:26","name":"c++: remove use_default_args parm of coerce_template_parms","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024162726.3463437-1-ppalka@redhat.com/mbox/"},{"id":9730,"url":"https://patchwork.plctlab.org/api/1.2/patches/9730/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T16:38:23","name":"[OG12,commit] amdgcn: disallow USM on gfx908","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f9795e65-9425-9216-0556-a82266b7c336@codesourcery.com/mbox/"},{"id":9771,"url":"https://patchwork.plctlab.org/api/1.2/patches/9771/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/","msgid":"<264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com>","list_archive_url":null,"date":"2022-10-24T16:50:40","name":"[OG12,commit] vect: WORKAROUND vectorizer bug","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/264e9c27-cef4-b2a5-8758-a8b621428e01@codesourcery.com/mbox/"},{"id":9870,"url":"https://patchwork.plctlab.org/api/1.2/patches/9870/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-24T17:13:25","name":"[v2] c++: ICE with invalid structured bindings [PR107276]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1bHteXKidcJWWie@redhat.com/mbox/"},{"id":9925,"url":"https://patchwork.plctlab.org/api/1.2/patches/9925/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-24T18:24:22","name":"[(pushed)] x86: fix VENDOR_MAX enum value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fcd09944-8210-be23-dc1b-5a435f8eae26@suse.cz/mbox/"},{"id":10070,"url":"https://patchwork.plctlab.org/api/1.2/patches/10070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/","msgid":"<87mt9lvw3y.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-24T19:51:13","name":"libgomp/nvptx: Prepare for reverse-offload callback handling, resolve spurious SIGSEGVs (was: [Patch][v5] libgomp/nvptx: Prepare for reverse-offload callback handling)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87mt9lvw3y.fsf@euler.schwinge.homeip.net/mbox/"},{"id":10136,"url":"https://patchwork.plctlab.org/api/1.2/patches/10136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/","msgid":"<20221024201927.300C733E59@hamza.pair.com>","list_archive_url":null,"date":"2022-10-24T20:19:24","name":"[committed] wwwdocs: search: Remove trailing slashes on tags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024201927.300C733E59@hamza.pair.com/mbox/"},{"id":10275,"url":"https://patchwork.plctlab.org/api/1.2/patches/10275/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/","msgid":"<20221024205233.1760101-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:52:33","name":"[committed] analyzer: handle \"pipe\" and \"pipe2\" [PR106300]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205233.1760101-1-dmalcolm@redhat.com/mbox/"},{"id":10276,"url":"https://patchwork.plctlab.org/api/1.2/patches/10276/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/","msgid":"<20221024205312.1760173-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:12","name":"[committed] analyzer: simplify sm_state_map lookup","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205312.1760173-1-dmalcolm@redhat.com/mbox/"},{"id":10277,"url":"https://patchwork.plctlab.org/api/1.2/patches/10277/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/","msgid":"<20221024205348.1760258-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:53:48","name":"[committed] analyzer: handle (NULL == &VAR) [PR107345]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205348.1760258-1-dmalcolm@redhat.com/mbox/"},{"id":10278,"url":"https://patchwork.plctlab.org/api/1.2/patches/10278/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/","msgid":"<20221024205453.1760357-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:54:53","name":"[committed] diagnostics: fix ICE in sarif output with NULL filename [PR107366]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205453.1760357-1-dmalcolm@redhat.com/mbox/"},{"id":10279,"url":"https://patchwork.plctlab.org/api/1.2/patches/10279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/","msgid":"<20221024205554.1760903-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-24T20:55:54","name":"[commited] analyzer: fix ICE on va_copy [PR107349]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221024205554.1760903-1-dmalcolm@redhat.com/mbox/"},{"id":10477,"url":"https://patchwork.plctlab.org/api/1.2/patches/10477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/","msgid":"<20221025032238.322211-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T03:22:38","name":"RISC-V: ADJUST_NUNITS according to -march.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025032238.322211-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10484,"url":"https://patchwork.plctlab.org/api/1.2/patches/10484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/","msgid":"<766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz>","list_archive_url":null,"date":"2022-10-25T04:23:53","name":"[pushed] i386: fix pedantic warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/766301d1-6219-c5ac-796b-a3c507912cdd@suse.cz/mbox/"},{"id":10485,"url":"https://patchwork.plctlab.org/api/1.2/patches/10485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/","msgid":"<1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz>","list_archive_url":null,"date":"2022-10-25T05:01:02","name":"riscv: fix cross compiler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1842f47d-a6e7-8a9e-3ec7-82c7f7d33f57@suse.cz/mbox/"},{"id":10510,"url":"https://patchwork.plctlab.org/api/1.2/patches/10510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/","msgid":"<20221025061733.41146-1-monk.chiang@sifive.com>","list_archive_url":null,"date":"2022-10-25T06:17:33","name":"RISC-V: Recognized Svinval and Svnapot extensions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025061733.41146-1-monk.chiang@sifive.com/mbox/"},{"id":10577,"url":"https://patchwork.plctlab.org/api/1.2/patches/10577/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/","msgid":"<20221025080230.C01D613A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T08:02:30","name":"tree-optimization/100756 - niter analysis and folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025080230.C01D613A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10591,"url":"https://patchwork.plctlab.org/api/1.2/patches/10591/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:47:29","name":"[committed] gimplify: Don'\''t add GIMPLE_ASSUME if errors were seen [PR107369]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1eiocGGtzckn57A@tucnak/mbox/"},{"id":10592,"url":"https://patchwork.plctlab.org/api/1.2/patches/10592/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:48:21","name":"[committed] gimplify: Call gimple_boolify on IFN_ASSUME argument [PR107368]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ei1ZtN132Hr3h3@tucnak/mbox/"},{"id":10593,"url":"https://patchwork.plctlab.org/api/1.2/patches/10593/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-25T08:49:04","name":"[committed] gimplify: Fix comment typos","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ejAIVkd8y4CNJW@tucnak/mbox/"},{"id":10640,"url":"https://patchwork.plctlab.org/api/1.2/patches/10640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/","msgid":"<20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T09:15:09","name":"Move NOP stripping in SCEV analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025091509.A7EBC134CA@imap2.suse-dmz.suse.de/mbox/"},{"id":10685,"url":"https://patchwork.plctlab.org/api/1.2/patches/10685/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025100103.1736564-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T10:01:04","name":"IRA: Make sure array is big enough","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025100103.1736564-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10697,"url":"https://patchwork.plctlab.org/api/1.2/patches/10697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025101132.58E5F13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T10:11:31","name":"tree-optimization/107176 - SCEV analysis association issue","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025101132.58E5F13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10780,"url":"https://patchwork.plctlab.org/api/1.2/patches/10780/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/","msgid":"<20221025130926.6319B13A64@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-25T13:09:26","name":"unswitch most profitable condition first","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025130926.6319B13A64@imap2.suse-dmz.suse.de/mbox/"},{"id":10790,"url":"https://patchwork.plctlab.org/api/1.2/patches/10790/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/","msgid":"<20221025135323.98303-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-25T13:53:23","name":"RISC-V: Fix a mistake in previous patch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025135323.98303-1-juzhe.zhong@rivai.ai/mbox/"},{"id":10831,"url":"https://patchwork.plctlab.org/api/1.2/patches/10831/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025141919.1789727-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T14:19:20","name":"c++: Use in-process client when networking is disabled","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025141919.1789727-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10860,"url":"https://patchwork.plctlab.org/api/1.2/patches/10860/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/","msgid":"<20221025151512.1791109-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-25T15:15:13","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025151512.1791109-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":10866,"url":"https://patchwork.plctlab.org/api/1.2/patches/10866/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T15:21:15","name":"[v2] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1f+66oVJSTeTkCc@redhat.com/mbox/"},{"id":10882,"url":"https://patchwork.plctlab.org/api/1.2/patches/10882/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T16:29:21","name":"rs6000: Add CCANY; replace signed by ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d0ac4d330fe0803b052aa11e07ac078849a6a828.1666652978.git.segher@kernel.crashing.org/mbox/"},{"id":10886,"url":"https://patchwork.plctlab.org/api/1.2/patches/10886/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/","msgid":"<20221025163709.95817-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:09","name":"[pushed] c++: improve failed constexpr assume diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163709.95817-1-jason@redhat.com/mbox/"},{"id":10887,"url":"https://patchwork.plctlab.org/api/1.2/patches/10887/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/","msgid":"<20221025163750.96139-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T16:37:50","name":"[pushed] c++: constexpr-evaluate more assumes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025163750.96139-1-jason@redhat.com/mbox/"},{"id":10899,"url":"https://patchwork.plctlab.org/api/1.2/patches/10899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/","msgid":"<20221025172443.6732-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-25T17:24:43","name":"[v2] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025172443.6732-1-david.faust@oracle.com/mbox/"},{"id":10912,"url":"https://patchwork.plctlab.org/api/1.2/patches/10912/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T17:39:33","name":"tsan: fix test for machines without pthread_cond_clockwait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJbH2PyhVRnAgtEPnHc+3-XpdXVVbmV70V2rNmxFh5YRDmb1tw@mail.gmail.com/mbox/"},{"id":10914,"url":"https://patchwork.plctlab.org/api/1.2/patches/10914/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/","msgid":"<20221025180506.108938-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-25T18:05:06","name":"[pushed] c++: correct fold_operand change","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025180506.108938-1-jason@redhat.com/mbox/"},{"id":10939,"url":"https://patchwork.plctlab.org/api/1.2/patches/10939/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/","msgid":"<20221025185733.F0F3A33E37@hamza.pair.com>","list_archive_url":null,"date":"2022-10-25T18:57:30","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025185733.F0F3A33E37@hamza.pair.com/mbox/"},{"id":10973,"url":"https://patchwork.plctlab.org/api/1.2/patches/10973/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-25T20:16:11","name":"c++: Adjust synthetic template parm creation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f068e565-e2a0-2b51-cb63-952e16b7c024@acm.org/mbox/"},{"id":10984,"url":"https://patchwork.plctlab.org/api/1.2/patches/10984/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/","msgid":"<20221025205901.125058-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T20:59:01","name":"Convert flag_finite_math_only uses in frange to HONOR_*.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025205901.125058-1-aldyh@redhat.com/mbox/"},{"id":10985,"url":"https://patchwork.plctlab.org/api/1.2/patches/10985/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/","msgid":"<20221025210140.125230-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-10-25T21:01:40","name":"[PR,tree-optimization/107394] Canonicalize global franges as they are read back.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221025210140.125230-1-aldyh@redhat.com/mbox/"},{"id":10986,"url":"https://patchwork.plctlab.org/api/1.2/patches/10986/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T21:06:59","name":"[PUSHED] Start using discriminators in AutoFDO","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB35427E4C2614134D89E599B691319@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":11024,"url":"https://patchwork.plctlab.org/api/1.2/patches/11024/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T00:38:12","name":"[PUSHED] Don'\''t force DWARF4 for AutoFDO tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DS7PR21MB3525A6EC99FBB9619679FDBB91309@DS7PR21MB3525.namprd21.prod.outlook.com/mbox/"},{"id":11037,"url":"https://patchwork.plctlab.org/api/1.2/patches/11037/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/","msgid":"<20221026022847.2932438-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-26T02:28:47","name":"[x86] Enable V4BFmode and V2BFmode.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026022847.2932438-1-hongtao.liu@intel.com/mbox/"},{"id":11070,"url":"https://patchwork.plctlab.org/api/1.2/patches/11070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/","msgid":"<20221026055248.94100-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-10-26T05:52:48","name":"i386: Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026055248.94100-1-hongyu.wang@intel.com/mbox/"},{"id":11074,"url":"https://patchwork.plctlab.org/api/1.2/patches/11074/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/","msgid":"<9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp>","list_archive_url":null,"date":"2022-10-26T06:27:51","name":"xtensa: Fix out-of-bounds array access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9871cd37-f2da-ad03-3083-22ff70422ddc@yahoo.co.jp/mbox/"},{"id":11102,"url":"https://patchwork.plctlab.org/api/1.2/patches/11102/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/","msgid":"<20221026074950.10462-1-sebastian.huber@embedded-brains.de>","list_archive_url":null,"date":"2022-10-26T07:49:50","name":"riscv/RTEMS: Add RISCV_GCOV_TYPE_SIZE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026074950.10462-1-sebastian.huber@embedded-brains.de/mbox/"},{"id":11104,"url":"https://patchwork.plctlab.org/api/1.2/patches/11104/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-2-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:26","name":"[Rust,front-end,v3,01/46] Use DW_ATE_UTF for the Rust '\''char'\'' type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-2-arthur.cohen@embecosm.com/mbox/"},{"id":11109,"url":"https://patchwork.plctlab.org/api/1.2/patches/11109/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-3-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:27","name":"[Rust,front-end,v3,02/46] gccrs: Add nessecary hooks for a Rust front-end testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-3-arthur.cohen@embecosm.com/mbox/"},{"id":11112,"url":"https://patchwork.plctlab.org/api/1.2/patches/11112/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-4-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:28","name":"[Rust,front-end,v3,03/46] gccrs: Add Debug info testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-4-arthur.cohen@embecosm.com/mbox/"},{"id":11108,"url":"https://patchwork.plctlab.org/api/1.2/patches/11108/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-5-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:29","name":"[Rust,front-end,v3,04/46] gccrs: Add link cases testsuite","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-5-arthur.cohen@embecosm.com/mbox/"},{"id":11116,"url":"https://patchwork.plctlab.org/api/1.2/patches/11116/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-6-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:30","name":"[Rust,front-end,v3,05/46] gccrs: Add general compilation test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-6-arthur.cohen@embecosm.com/mbox/"},{"id":11107,"url":"https://patchwork.plctlab.org/api/1.2/patches/11107/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-7-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:31","name":"[Rust,front-end,v3,06/46] gccrs: Add execution test cases","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-7-arthur.cohen@embecosm.com/mbox/"},{"id":11111,"url":"https://patchwork.plctlab.org/api/1.2/patches/11111/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-8-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:32","name":"[Rust,front-end,v3,07/46] gccrs: Add gcc-check-target check-rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-8-arthur.cohen@embecosm.com/mbox/"},{"id":11121,"url":"https://patchwork.plctlab.org/api/1.2/patches/11121/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-9-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:33","name":"[Rust,front-end,v3,08/46] gccrs: Add Rust front-end base AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-9-arthur.cohen@embecosm.com/mbox/"},{"id":11114,"url":"https://patchwork.plctlab.org/api/1.2/patches/11114/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-10-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:34","name":"[Rust,front-end,v3,09/46] gccrs: Add definitions of Rust Items in AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-10-arthur.cohen@embecosm.com/mbox/"},{"id":11127,"url":"https://patchwork.plctlab.org/api/1.2/patches/11127/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-11-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:35","name":"[Rust,front-end,v3,10/46] gccrs: Add full definitions of Rust AST data structures","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-11-arthur.cohen@embecosm.com/mbox/"},{"id":11110,"url":"https://patchwork.plctlab.org/api/1.2/patches/11110/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-12-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:36","name":"[Rust,front-end,v3,11/46] gccrs: Add Rust AST visitors","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-12-arthur.cohen@embecosm.com/mbox/"},{"id":11113,"url":"https://patchwork.plctlab.org/api/1.2/patches/11113/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-13-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:37","name":"[Rust,front-end,v3,12/46] gccrs: Add Lexer for Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-13-arthur.cohen@embecosm.com/mbox/"},{"id":11115,"url":"https://patchwork.plctlab.org/api/1.2/patches/11115/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-14-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:38","name":"[Rust,front-end,v3,13/46] gccrs: Add Parser for Rust front-end pt.1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-14-arthur.cohen@embecosm.com/mbox/"},{"id":11118,"url":"https://patchwork.plctlab.org/api/1.2/patches/11118/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-15-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:39","name":"[Rust,front-end,v3,14/46] gccrs: Add Parser for Rust front-end pt.2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-15-arthur.cohen@embecosm.com/mbox/"},{"id":11123,"url":"https://patchwork.plctlab.org/api/1.2/patches/11123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-16-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:40","name":"[Rust,front-end,v3,15/46] gccrs: Add expansion pass for the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-16-arthur.cohen@embecosm.com/mbox/"},{"id":11119,"url":"https://patchwork.plctlab.org/api/1.2/patches/11119/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-17-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:41","name":"[Rust,front-end,v3,16/46] gccrs: Add name resolution pass to the Rust front-end","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-17-arthur.cohen@embecosm.com/mbox/"},{"id":11122,"url":"https://patchwork.plctlab.org/api/1.2/patches/11122/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-18-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:42","name":"[Rust,front-end,v3,17/46] gccrs: Add declarations for Rust HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-18-arthur.cohen@embecosm.com/mbox/"},{"id":11124,"url":"https://patchwork.plctlab.org/api/1.2/patches/11124/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-19-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:43","name":"[Rust,front-end,v3,18/46] gccrs: Add HIR definitions and visitor framework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-19-arthur.cohen@embecosm.com/mbox/"},{"id":11128,"url":"https://patchwork.plctlab.org/api/1.2/patches/11128/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-20-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:44","name":"[Rust,front-end,v3,19/46] gccrs: Add AST to HIR lowering pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-20-arthur.cohen@embecosm.com/mbox/"},{"id":11120,"url":"https://patchwork.plctlab.org/api/1.2/patches/11120/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-21-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:45","name":"[Rust,front-end,v3,20/46] gccrs: Add wrapper for make_unique","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-21-arthur.cohen@embecosm.com/mbox/"},{"id":11139,"url":"https://patchwork.plctlab.org/api/1.2/patches/11139/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-22-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:46","name":"[Rust,front-end,v3,21/46] gccrs: Add port of FNV hash used during legacy symbol mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-22-arthur.cohen@embecosm.com/mbox/"},{"id":11125,"url":"https://patchwork.plctlab.org/api/1.2/patches/11125/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-23-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:47","name":"[Rust,front-end,v3,22/46] gccrs: Add Rust ABI enum helpers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-23-arthur.cohen@embecosm.com/mbox/"},{"id":11129,"url":"https://patchwork.plctlab.org/api/1.2/patches/11129/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-24-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:48","name":"[Rust,front-end,v3,23/46] gccrs: Add Base62 implementation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-24-arthur.cohen@embecosm.com/mbox/"},{"id":11126,"url":"https://patchwork.plctlab.org/api/1.2/patches/11126/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-25-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:49","name":"[Rust,front-end,v3,24/46] gccrs: Add implementation of Optional","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-25-arthur.cohen@embecosm.com/mbox/"},{"id":11131,"url":"https://patchwork.plctlab.org/api/1.2/patches/11131/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-26-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:50","name":"[Rust,front-end,v3,25/46] gccrs: Add attributes checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-26-arthur.cohen@embecosm.com/mbox/"},{"id":11132,"url":"https://patchwork.plctlab.org/api/1.2/patches/11132/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-27-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:51","name":"[Rust,front-end,v3,26/46] gccrs: Add helpers mappings canonical path and lang items","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-27-arthur.cohen@embecosm.com/mbox/"},{"id":11135,"url":"https://patchwork.plctlab.org/api/1.2/patches/11135/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-28-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:52","name":"[Rust,front-end,v3,27/46] gccrs: Add type resolution and trait solving pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-28-arthur.cohen@embecosm.com/mbox/"},{"id":11137,"url":"https://patchwork.plctlab.org/api/1.2/patches/11137/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-29-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:53","name":"[Rust,front-end,v3,28/46] gccrs: Add Rust type information","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-29-arthur.cohen@embecosm.com/mbox/"},{"id":11145,"url":"https://patchwork.plctlab.org/api/1.2/patches/11145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-30-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:54","name":"[Rust,front-end,v3,29/46] gccrs: Add remaining type system transformations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-30-arthur.cohen@embecosm.com/mbox/"},{"id":11142,"url":"https://patchwork.plctlab.org/api/1.2/patches/11142/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-31-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:55","name":"[Rust,front-end,v3,30/46] gccrs: Add unsafe checks for Rust","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-31-arthur.cohen@embecosm.com/mbox/"},{"id":11130,"url":"https://patchwork.plctlab.org/api/1.2/patches/11130/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-32-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:56","name":"[Rust,front-end,v3,31/46] gccrs: Add const checker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-32-arthur.cohen@embecosm.com/mbox/"},{"id":11148,"url":"https://patchwork.plctlab.org/api/1.2/patches/11148/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-33-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:57","name":"[Rust,front-end,v3,32/46] gccrs: Add privacy checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-33-arthur.cohen@embecosm.com/mbox/"},{"id":11144,"url":"https://patchwork.plctlab.org/api/1.2/patches/11144/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-34-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:58","name":"[Rust,front-end,v3,33/46] gccrs: Add dead code scan on HIR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-34-arthur.cohen@embecosm.com/mbox/"},{"id":11143,"url":"https://patchwork.plctlab.org/api/1.2/patches/11143/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-35-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:17:59","name":"[Rust,front-end,v3,34/46] gccrs: Add unused variable scan","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-35-arthur.cohen@embecosm.com/mbox/"},{"id":11150,"url":"https://patchwork.plctlab.org/api/1.2/patches/11150/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-36-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:00","name":"[Rust,front-end,v3,35/46] gccrs: Add metadata ouptput pass","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-36-arthur.cohen@embecosm.com/mbox/"},{"id":11147,"url":"https://patchwork.plctlab.org/api/1.2/patches/11147/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-37-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:01","name":"[Rust,front-end,v3,36/46] gccrs: Add base for HIR to GCC GENERIC lowering","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-37-arthur.cohen@embecosm.com/mbox/"},{"id":11136,"url":"https://patchwork.plctlab.org/api/1.2/patches/11136/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-38-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:02","name":"[Rust,front-end,v3,37/46] gccrs: Add HIR to GCC GENERIC lowering for all nodes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-38-arthur.cohen@embecosm.com/mbox/"},{"id":11134,"url":"https://patchwork.plctlab.org/api/1.2/patches/11134/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-39-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:03","name":"[Rust,front-end,v3,38/46] gccrs: Add HIR to GCC GENERIC lowering entry point","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-39-arthur.cohen@embecosm.com/mbox/"},{"id":11151,"url":"https://patchwork.plctlab.org/api/1.2/patches/11151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-40-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:04","name":"[Rust,front-end,v3,39/46] gccrs: These are wrappers ported from reusing gccgo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-40-arthur.cohen@embecosm.com/mbox/"},{"id":11149,"url":"https://patchwork.plctlab.org/api/1.2/patches/11149/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-41-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:05","name":"[Rust,front-end,v3,40/46] gccrs: Add GCC Rust front-end Make-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-41-arthur.cohen@embecosm.com/mbox/"},{"id":11141,"url":"https://patchwork.plctlab.org/api/1.2/patches/11141/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-42-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:06","name":"[Rust,front-end,v3,41/46] gccrs: Add config-lang.in","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-42-arthur.cohen@embecosm.com/mbox/"},{"id":11152,"url":"https://patchwork.plctlab.org/api/1.2/patches/11152/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-43-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:07","name":"[Rust,front-end,v3,42/46] gccrs: Add lang-spec.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-43-arthur.cohen@embecosm.com/mbox/"},{"id":11153,"url":"https://patchwork.plctlab.org/api/1.2/patches/11153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-44-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:08","name":"[Rust,front-end,v3,43/46] gccrs: Add lang.opt","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-44-arthur.cohen@embecosm.com/mbox/"},{"id":11154,"url":"https://patchwork.plctlab.org/api/1.2/patches/11154/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-45-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:09","name":"[Rust,front-end,v3,44/46] gccrs: Add compiler driver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-45-arthur.cohen@embecosm.com/mbox/"},{"id":11146,"url":"https://patchwork.plctlab.org/api/1.2/patches/11146/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-46-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:10","name":"[Rust,front-end,v3,45/46] gccrs: Compiler proper interface kicks off the pipeline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-46-arthur.cohen@embecosm.com/mbox/"},{"id":11155,"url":"https://patchwork.plctlab.org/api/1.2/patches/11155/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/","msgid":"<20221026081811.602573-47-arthur.cohen@embecosm.com>","list_archive_url":null,"date":"2022-10-26T08:18:11","name":"[Rust,front-end,v3,46/46] gccrs: Add README, CONTRIBUTING and compiler logo","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026081811.602573-47-arthur.cohen@embecosm.com/mbox/"},{"id":11156,"url":"https://patchwork.plctlab.org/api/1.2/patches/11156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:23:02","name":"c++: Fix excess precision related ICE on invalid binop [PR107382, PR107383]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1juZu+TsIub4jZj@tucnak/mbox/"},{"id":11172,"url":"https://patchwork.plctlab.org/api/1.2/patches/11172/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/","msgid":"<8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com>","list_archive_url":null,"date":"2022-10-26T09:46:06","name":"[OG12,committed] Handle operator new with alignment in USM transform","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8704a14d-6b26-edbf-0292-f03376340fa4@mentor.com/mbox/"},{"id":11197,"url":"https://patchwork.plctlab.org/api/1.2/patches/11197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/","msgid":"<9321d38e-a185-5505-62a5-574d64446798@suse.cz>","list_archive_url":null,"date":"2022-10-26T11:09:18","name":"docs: document sanitizers can trigger warnings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9321d38e-a185-5505-62a5-574d64446798@suse.cz/mbox/"},{"id":11207,"url":"https://patchwork.plctlab.org/api/1.2/patches/11207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/","msgid":"<20221026114052.17713-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-10-26T11:40:52","name":"[V2] rs6000: Support to build constants by li/lis+oris/xoris","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026114052.17713-1-guojiufu@linux.ibm.com/mbox/"},{"id":11219,"url":"https://patchwork.plctlab.org/api/1.2/patches/11219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/","msgid":"<87h6zq4wgf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-26T12:10:24","name":"Document '\''distclean-stage[N]'\''","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87h6zq4wgf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":11271,"url":"https://patchwork.plctlab.org/api/1.2/patches/11271/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/","msgid":"<87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com>","list_archive_url":null,"date":"2022-10-26T13:46:47","name":"[PING] options: Clarify '\''Init'\'' option property usage for streaming optimization (was: [PATCH] options, lto: Optimize streaming of optimization nodes)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87eduud7eg.fsf@dem-tschwing-1.ger.mentorg.com/mbox/"},{"id":11279,"url":"https://patchwork.plctlab.org/api/1.2/patches/11279/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T13:49:36","name":"[COMMITTED] Check if varying may also be non-negative.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a4eb1be6-f004-3699-4657-42f98eef6480@redhat.com/mbox/"},{"id":11282,"url":"https://patchwork.plctlab.org/api/1.2/patches/11282/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/","msgid":"<20221026135238.24678-1-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-10-26T13:52:38","name":"ipa-visibility: remove assert in TLS optimization [PR107353]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026135238.24678-1-amonakov@ispras.ru/mbox/"},{"id":11323,"url":"https://patchwork.plctlab.org/api/1.2/patches/11323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T16:10:10","name":"[v3] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1lb4uJuWVdEF0x0@redhat.com/mbox/"},{"id":11341,"url":"https://patchwork.plctlab.org/api/1.2/patches/11341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-26T18:26:53","name":"[v4] c++: Implement -Wdangling-reference [PR106393]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1l77ThNE1f4jusN@redhat.com/mbox/"},{"id":11359,"url":"https://patchwork.plctlab.org/api/1.2/patches/11359/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/","msgid":"<20221026185857.234023-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-26T18:58:57","name":"x86: Replace ne:CCC/ne:CCO with UNSPEC_CC_NE in neg patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026185857.234023-1-hjl.tools@gmail.com/mbox/"},{"id":11406,"url":"https://patchwork.plctlab.org/api/1.2/patches/11406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/","msgid":"","list_archive_url":null,"date":"2022-10-26T19:15:38","name":"Fortran: BOZ literal constants are not compatible to any type [PR103413]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-a8c1203c-bd17-4bfc-85c9-854076a1c363-1666811738919@3c-app-gmx-bap72/mbox/"},{"id":11407,"url":"https://patchwork.plctlab.org/api/1.2/patches/11407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/","msgid":"<20221026192311.12260-1-david.faust@oracle.com>","list_archive_url":null,"date":"2022-10-26T19:23:11","name":"[v3] bpf: add preserve_field_info builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026192311.12260-1-david.faust@oracle.com/mbox/"},{"id":11439,"url":"https://patchwork.plctlab.org/api/1.2/patches/11439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/","msgid":"<20221026204005.1864136-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T20:40:05","name":"[v3] Add gcc/make-unique.h","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026204005.1864136-1-dmalcolm@redhat.com/mbox/"},{"id":11443,"url":"https://patchwork.plctlab.org/api/1.2/patches/11443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/","msgid":"<20221026211806.1866873-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:18:06","name":"[committed] analyzer: add sm-fd.dot","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026211806.1866873-1-dmalcolm@redhat.com/mbox/"},{"id":11444,"url":"https://patchwork.plctlab.org/api/1.2/patches/11444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/","msgid":"<20221026212300.1867175-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-26T21:23:00","name":"[committed] analyzer: fixes to file-descriptor handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026212300.1867175-1-dmalcolm@redhat.com/mbox/"},{"id":11447,"url":"https://patchwork.plctlab.org/api/1.2/patches/11447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/","msgid":"<20221026221226.9957A33E26@hamza.pair.com>","list_archive_url":null,"date":"2022-10-26T22:12:23","name":"[committed] wwwdocs: style: Remove link to validator.w3.org in footer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221026221226.9957A33E26@hamza.pair.com/mbox/"},{"id":11533,"url":"https://patchwork.plctlab.org/api/1.2/patches/11533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/","msgid":"<20221027033829.22918-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T03:38:29","name":"[v2] Add -gcodeview option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027033829.22918-1-mark@harmstone.com/mbox/"},{"id":11620,"url":"https://patchwork.plctlab.org/api/1.2/patches/11620/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:09:59","name":"testsuite: Adjust vect-bitfield-read-* with vect_shift and vect_long_long [PR107240]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc97e1d1-e256-d887-9a52-bef93e70d260@linux.ibm.com/mbox/"},{"id":11638,"url":"https://patchwork.plctlab.org/api/1.2/patches/11638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:59:58","name":"libstdc++: std::to_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o6fhwgbVZoh4Pe@tucnak/mbox/"},{"id":11639,"url":"https://patchwork.plctlab.org/api/1.2/patches/11639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:17:09","name":"c++: Fix ICE on g++.dg/modules/adl-3_c.C [PR107379]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1o+hfO6L6AGXcE4@tucnak/mbox/"},{"id":11644,"url":"https://patchwork.plctlab.org/api/1.2/patches/11644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:30:32","name":"[(pushed)] lto: do not load LTO stream for aliases [PR107418]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f39da44c-7a2f-3f24-0876-50aa1a28d33f@suse.cz/mbox/"},{"id":11656,"url":"https://patchwork.plctlab.org/api/1.2/patches/11656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-27T08:42:00","name":"lto-dump: modernize a bit","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc0954f7-b256-4b1a-3e6e-2464b22cca98@suse.cz/mbox/"},{"id":11737,"url":"https://patchwork.plctlab.org/api/1.2/patches/11737/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T10:51:24","name":"RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261AB4B9363DFAEE94800AD91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11739,"url":"https://patchwork.plctlab.org/api/1.2/patches/11739/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/","msgid":"<20221027105354.3151191-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-27T10:53:54","name":"[x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027105354.3151191-1-hongtao.liu@intel.com/mbox/"},{"id":11776,"url":"https://patchwork.plctlab.org/api/1.2/patches/11776/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-27T12:49:42","name":"[v2] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261ABB716605DE32EC2C58B91339@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":11796,"url":"https://patchwork.plctlab.org/api/1.2/patches/11796/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-27T13:21:43","name":"[pushed] aarch64: Reinstate some uses of CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptpmed2yhk.fsf@arm.com/mbox/"},{"id":11806,"url":"https://patchwork.plctlab.org/api/1.2/patches/11806/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/","msgid":"<20221027144152.335455-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-27T14:41:52","name":"RISC-V: Change constexpr back to CONSTEXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027144152.335455-1-juzhe.zhong@rivai.ai/mbox/"},{"id":11835,"url":"https://patchwork.plctlab.org/api/1.2/patches/11835/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/","msgid":"<1666883439-7725-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-10-27T15:10:39","name":"Use simple_dce_from_worklist with match_simplify_replacement.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1666883439-7725-1-git-send-email-apinski@marvell.com/mbox/"},{"id":11853,"url":"https://patchwork.plctlab.org/api/1.2/patches/11853/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/","msgid":"<20221027153906.24773-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-27T15:39:06","name":"c++: -Wdangling-reference and system headers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027153906.24773-1-polacek@redhat.com/mbox/"},{"id":11855,"url":"https://patchwork.plctlab.org/api/1.2/patches/11855/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T16:00:39","name":"c++: Templated lambda mangling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/fa228d19-9f9a-7cda-ddb2-8ce6380bcbc2@acm.org/mbox/"},{"id":11876,"url":"https://patchwork.plctlab.org/api/1.2/patches/11876/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/","msgid":"<20221027164750.97737-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-27T16:47:50","name":"libstdc++: Implement ranges::cartesian_product_view from P2374R4","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027164750.97737-1-ppalka@redhat.com/mbox/"},{"id":11894,"url":"https://patchwork.plctlab.org/api/1.2/patches/11894/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/","msgid":"<38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-10-27T17:30:11","name":"c++: libcpp: Support raw strings with newlines in directives [PR55971]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/38b67944c0759299533ad163d002247996fa5e33.1666891579.git.lhyatt@gmail.com/mbox/"},{"id":11907,"url":"https://patchwork.plctlab.org/api/1.2/patches/11907/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/","msgid":"<20221027181125.1658982-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-10-27T18:11:25","name":"RISC-V: Add Zawrs ISA extension support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027181125.1658982-1-christoph.muellner@vrull.eu/mbox/"},{"id":12004,"url":"https://patchwork.plctlab.org/api/1.2/patches/12004/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-2-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:42","name":"[v2,1/3] libcpp: reject codepoints above 0x10FFFF","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-2-ben.boeckel@kitware.com/mbox/"},{"id":12002,"url":"https://patchwork.plctlab.org/api/1.2/patches/12002/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-3-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:43","name":"[v2,2/3] libcpp: add a function to determine UTF-8 validity of a C string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-3-ben.boeckel@kitware.com/mbox/"},{"id":12003,"url":"https://patchwork.plctlab.org/api/1.2/patches/12003/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/","msgid":"<20221027231645.67623-4-ben.boeckel@kitware.com>","list_archive_url":null,"date":"2022-10-27T23:16:44","name":"[v2,3/3] p1689r5: initial support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221027231645.67623-4-ben.boeckel@kitware.com/mbox/"},{"id":12018,"url":"https://patchwork.plctlab.org/api/1.2/patches/12018/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:38:27","name":"[committed] c: C2x enums with fixed underlying type [PR61469]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/da969aa1-aa99-74eb-3bbb-7b7bdd31cf38@codesourcery.com/mbox/"},{"id":12085,"url":"https://patchwork.plctlab.org/api/1.2/patches/12085/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:20:06","name":"i386: using __bf16 for AVX512BF16 intrinsics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548761EC65B3DE7F66955887EC329@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":12145,"url":"https://patchwork.plctlab.org/api/1.2/patches/12145/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/","msgid":"<20221028080146.1586483-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-28T08:01:46","name":"[v3] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028080146.1586483-1-chenglulu@loongson.cn/mbox/"},{"id":12151,"url":"https://patchwork.plctlab.org/api/1.2/patches/12151/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028083155.6628513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T08:31:54","name":"Adjust gcc.dg/vect/pr100756.c for V8SI and V16SI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028083155.6628513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12153,"url":"https://patchwork.plctlab.org/api/1.2/patches/12153/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T08:39:27","name":"[v3] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB0261358467675A63EEE7B55D91329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12157,"url":"https://patchwork.plctlab.org/api/1.2/patches/12157/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/","msgid":"<8735b849h6.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-10-28T08:51:17","name":"OpenACC: Don'\''t gang-privatize artificial variables [PR90115] (was: [PATCH] [og12] OpenACC: Don'\''t gang-privatize artificial variables)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8735b849h6.fsf@euler.schwinge.homeip.net/mbox/"},{"id":12167,"url":"https://patchwork.plctlab.org/api/1.2/patches/12167/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/","msgid":"","list_archive_url":null,"date":"2022-10-28T09:09:26","name":"[committed] openmp: Allow optional comma after directive-specifier in C/C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1ucRnr9uUesOXnc@tucnak/mbox/"},{"id":12168,"url":"https://patchwork.plctlab.org/api/1.2/patches/12168/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/","msgid":"<1930502.usQuhbGJ8B@fomalhaut>","list_archive_url":null,"date":"2022-10-28T09:10:29","name":"Restore RTL alias analysis for hard frame pointer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1930502.usQuhbGJ8B@fomalhaut/mbox/"},{"id":12169,"url":"https://patchwork.plctlab.org/api/1.2/patches/12169/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/","msgid":"<20221028091500.2748920-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-10-28T09:15:01","name":"c++: Allow module name to be a single letter on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028091500.2748920-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":12248,"url":"https://patchwork.plctlab.org/api/1.2/patches/12248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:34:08","name":"[v4] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/OSYP286MB026166C70CCE09404AFC2B4891329@OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12264,"url":"https://patchwork.plctlab.org/api/1.2/patches/12264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:29","name":"tree-optimization/107435 - ICE with recurrence vectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130629.7CEC513A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12265,"url":"https://patchwork.plctlab.org/api/1.2/patches/12265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:06:41","name":"tree-optimization/107447 - avoid hoisting returns-twice calls in LIM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028130641.EA01A13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12269,"url":"https://patchwork.plctlab.org/api/1.2/patches/12269/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/","msgid":"<20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-10-28T13:22:46","name":"tree-optimization/107407 - wrong code with DSE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028132247.28A0E13A6E@imap2.suse-dmz.suse.de/mbox/"},{"id":12341,"url":"https://patchwork.plctlab.org/api/1.2/patches/12341/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/","msgid":"<20221028142754.145622-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T14:27:54","name":"[committed] libstdc++: Fix allocator propagation in regex algorithms [PR107376]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028142754.145622-1-jwakely@redhat.com/mbox/"},{"id":12388,"url":"https://patchwork.plctlab.org/api/1.2/patches/12388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/","msgid":"<20221028151553.918472-1-jason@redhat.com>","list_archive_url":null,"date":"2022-10-28T15:15:53","name":"[pushed] c++: apply friend attributes sooner","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028151553.918472-1-jason@redhat.com/mbox/"},{"id":12448,"url":"https://patchwork.plctlab.org/api/1.2/patches/12448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:34:42","name":"[10/15,V3] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrleozaov1.fsf_-_@arm.com/mbox/"},{"id":12449,"url":"https://patchwork.plctlab.org/api/1.2/patches/12449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T16:40:17","name":"[12/15,V3] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrh6znaolq.fsf_-_@arm.com/mbox/"},{"id":12531,"url":"https://patchwork.plctlab.org/api/1.2/patches/12531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/","msgid":"","list_archive_url":null,"date":"2022-10-28T20:12:59","name":"Fortran: ordering of hidden procedure arguments [PR107441]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-04843f20-2dab-41c6-87fa-c939f57d02b3-1666987979945@3c-app-gmx-bs25/mbox/"},{"id":12538,"url":"https://patchwork.plctlab.org/api/1.2/patches/12538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/","msgid":"<20221028204233.409310-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-10-28T20:42:33","name":"c++: Tweaks for -Wredundant-move [PR107363]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028204233.409310-1-polacek@redhat.com/mbox/"},{"id":12608,"url":"https://patchwork.plctlab.org/api/1.2/patches/12608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/","msgid":"<20221028235632.194108-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-10-28T23:56:32","name":"[committed] libstdc++: Fix dangling reference in filesystem::path::filename()","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221028235632.194108-1-jwakely@redhat.com/mbox/"},{"id":12650,"url":"https://patchwork.plctlab.org/api/1.2/patches/12650/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/","msgid":"<20221029065320.2561317-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T06:53:22","name":"[v4] Libvtv: Add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029065320.2561317-1-chenglulu@loongson.cn/mbox/"},{"id":12654,"url":"https://patchwork.plctlab.org/api/1.2/patches/12654/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-2-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:24","name":"[v1,1/2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-2-chenglulu@loongson.cn/mbox/"},{"id":12653,"url":"https://patchwork.plctlab.org/api/1.2/patches/12653/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/","msgid":"<20221029070524.2570782-3-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-10-29T07:05:25","name":"[v1,2/2] LoongArch: Add prefetch insns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029070524.2570782-3-chenglulu@loongson.cn/mbox/"},{"id":12658,"url":"https://patchwork.plctlab.org/api/1.2/patches/12658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/","msgid":"<20221029074131.1654166-1-ibuclaw@gdcproject.org>","list_archive_url":null,"date":"2022-10-29T07:41:31","name":"[committed] d: Make TARGET_D_MINFO_SECTION hooks in elfos.h the language default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029074131.1654166-1-ibuclaw@gdcproject.org/mbox/"},{"id":12663,"url":"https://patchwork.plctlab.org/api/1.2/patches/12663/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/","msgid":"<20221029082755.781D833E4F@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T08:27:52","name":"[committed] wwwdocs: contribute: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029082755.781D833E4F@hamza.pair.com/mbox/"},{"id":12668,"url":"https://patchwork.plctlab.org/api/1.2/patches/12668/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-29T09:01:18","name":"[v5] RISC-V: Libitm add RISC-V support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/TYAP286MB0265EBD8D4F0E0E57E9EA44E91359@TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":12697,"url":"https://patchwork.plctlab.org/api/1.2/patches/12697/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/","msgid":"<21653628.EfDdHjke4D@fomalhaut>","list_archive_url":null,"date":"2022-10-29T12:14:23","name":"Repair --disable-sjlj-exceptions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/21653628.EfDdHjke4D@fomalhaut/mbox/"},{"id":12725,"url":"https://patchwork.plctlab.org/api/1.2/patches/12725/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/","msgid":"<20221029150307.06C1433E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:03:04","name":"[committed] wwwdocs: bugs: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150307.06C1433E4D@hamza.pair.com/mbox/"},{"id":12726,"url":"https://patchwork.plctlab.org/api/1.2/patches/12726/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/","msgid":"<20221029150603.93D9C33E63@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:06:01","name":"[committed] wwwdocs: readings: Update Go-related links to new site","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150603.93D9C33E63@hamza.pair.com/mbox/"},{"id":12727,"url":"https://patchwork.plctlab.org/api/1.2/patches/12727/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/","msgid":"<20221029150914.4FA8533E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T15:09:12","name":"[committed] wwwdocs: frontends: Adjust Sourceforge links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029150914.4FA8533E4C@hamza.pair.com/mbox/"},{"id":12775,"url":"https://patchwork.plctlab.org/api/1.2/patches/12775/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/","msgid":"<20221029211510.8DC5333E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:15:07","name":"[committed] wwwdocs: gcc-10: Update two developer.arm.com links","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211510.8DC5333E4A@hamza.pair.com/mbox/"},{"id":12777,"url":"https://patchwork.plctlab.org/api/1.2/patches/12777/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/","msgid":"<20221029211820.18BD833E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:18:17","name":"[committed] wwwdocs: testing: Switch www.netlib.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029211820.18BD833E4D@hamza.pair.com/mbox/"},{"id":12778,"url":"https://patchwork.plctlab.org/api/1.2/patches/12778/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/","msgid":"<20221029213327.0296B33E55@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:33:24","name":"[committed] wwwdocs: gcc-4.3: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029213327.0296B33E55@hamza.pair.com/mbox/"},{"id":12779,"url":"https://patchwork.plctlab.org/api/1.2/patches/12779/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/","msgid":"<20221029214021.C993D33E4D@hamza.pair.com>","list_archive_url":null,"date":"2022-10-29T21:40:20","name":"[committed] wwwdocs: projects: Remove extra slash at end of ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221029214021.C993D33E4D@hamza.pair.com/mbox/"},{"id":13092,"url":"https://patchwork.plctlab.org/api/1.2/patches/13092/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/","msgid":"<20221031011036.1158443-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:10:36","name":"[V2,x86] Fix incorrect digit constraint","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031011036.1158443-1-hongtao.liu@intel.com/mbox/"},{"id":13093,"url":"https://patchwork.plctlab.org/api/1.2/patches/13093/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/","msgid":"<20221031012310.1237451-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-10-31T01:23:10","name":"Enable more optimization for 32-bit/64-bit shrd/shld with imm shift count.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031012310.1237451-1-hongtao.liu@intel.com/mbox/"},{"id":13094,"url":"https://patchwork.plctlab.org/api/1.2/patches/13094/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/","msgid":"<20221031014022.250112-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-10-31T01:40:22","name":"RISC-V: Fix RVV testcases.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031014022.250112-1-juzhe.zhong@rivai.ai/mbox/"},{"id":13212,"url":"https://patchwork.plctlab.org/api/1.2/patches/13212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:14:04","name":"Update email address","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAJA7tRaQR7+ZB3JNvjWm9RGFsNSFH7uTgX0QYkxLiG=vdgJkxA@mail.gmail.com/mbox/"},{"id":13235,"url":"https://patchwork.plctlab.org/api/1.2/patches/13235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:08","name":"[1/2] middle-end: Add new tbranch optab to add support for bit-test-and-branch operations","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16485-tamar@arm.com/mbox/"},{"id":13236,"url":"https://patchwork.plctlab.org/api/1.2/patches/13236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:53:50","name":"[2/2] AArch64 Support new tbranch optab.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3ThtA9vUT43aA@arm.com/mbox/"},{"id":13237,"url":"https://patchwork.plctlab.org/api/1.2/patches/13237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:54:11","name":"AArch64 Extend umov and sbfx patterns.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+3Yxws77tZN9pN@arm.com/mbox/"},{"id":13241,"url":"https://patchwork.plctlab.org/api/1.2/patches/13241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:56:42","name":"[1/8] middle-end: Recognize scalar reductions from bitfields and array_refs","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16240-tamar@arm.com/mbox/"},{"id":13239,"url":"https://patchwork.plctlab.org/api/1.2/patches/13239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:12","name":"[2/8] middle-end: Recognize scalar widening reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4GFnUyuwSK1hy@arm.com/mbox/"},{"id":13240,"url":"https://patchwork.plctlab.org/api/1.2/patches/13240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:57:42","name":"[3/8] middle-end: Support extractions of subvectors from arbitrary element position inside a vector","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4Nu1ryQIKoOQA@arm.com/mbox/"},{"id":13242,"url":"https://patchwork.plctlab.org/api/1.2/patches/13242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:09","name":"[4/8] AArch64 aarch64: Implement widening reduction patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4UYIESInTYiGq@arm.com/mbox/"},{"id":13244,"url":"https://patchwork.plctlab.org/api/1.2/patches/13244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:58:50","name":"[5/8] AArch64 aarch64: Make existing V2HF be usable.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4euF0rUwFIjTL@arm.com/mbox/"},{"id":13243,"url":"https://patchwork.plctlab.org/api/1.2/patches/13243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:14","name":"[6/8] AArch64: Add peephole and scheduling logic for pairwise operations that appear late in RTL.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4kpUXZfolj+cr@arm.com/mbox/"},{"id":13245,"url":"https://patchwork.plctlab.org/api/1.2/patches/13245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T11:59:36","name":"[7/8] AArch64: Consolidate zero and sign extension patterns and add missing ones.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+4qItMrQHbdqqD@arm.com/mbox/"},{"id":13246,"url":"https://patchwork.plctlab.org/api/1.2/patches/13246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T12:00:22","name":"[8/8] AArch64: Have reload not choose to do add on the scalar side if both values exist on the SIMD side.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y1+41nrRB4ZMXZZA@arm.com/mbox/"},{"id":13263,"url":"https://patchwork.plctlab.org/api/1.2/patches/13263/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/","msgid":"<7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:02:59","name":"[committed] amdgcn: Silence unused parameter warning","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/7ebbe97d-39e5-6da1-1eec-2507a60af9db@codesourcery.com/mbox/"},{"id":13265,"url":"https://patchwork.plctlab.org/api/1.2/patches/13265/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T13:03:07","name":"[committed] amdgcn: multi-size vector reductions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e0c50451-2b18-7bea-4fed-f3c94192d35a@codesourcery.com/mbox/"},{"id":13264,"url":"https://patchwork.plctlab.org/api/1.2/patches/13264/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/","msgid":"<500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T13:03:13","name":"[committed] amdgcn: add fmin/fmax patterns","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/500fa1bc-9f12-c29e-e377-8b728727cf3b@codesourcery.com/mbox/"},{"id":13272,"url":"https://patchwork.plctlab.org/api/1.2/patches/13272/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/","msgid":"<51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com>","list_archive_url":null,"date":"2022-10-31T14:46:25","name":"OpenMP/Fortran: '\''target update'\'' with strides + DT components","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/51e764f7-635f-9754-dc4b-d2cd2b58435d@codesourcery.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-10/mbox/"},{"id":5,"url":"https://patchwork.plctlab.org/api/1.2/bundles/5/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1175,"url":"https://patchwork.plctlab.org/api/1.2/patches/1175/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T07:15:14","name":"[committed] libgomp.texi: move item from gcn to nvptx","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e9f0c5c3-235c-26b3-f884-daf761ec16a1@codesourcery.com/mbox/"},{"id":1176,"url":"https://patchwork.plctlab.org/api/1.2/patches/1176/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:06","name":"[pushed] aarch64: Disassociate ls64 from simd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth71b65ip.fsf@arm.com/mbox/"},{"id":1177,"url":"https://patchwork.plctlab.org/api/1.2/patches/1177/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T08:30:40","name":"[pushed] aarch64: Vector move fixes for +nosimd","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptbkrj65hr.fsf@arm.com/mbox/"},{"id":1178,"url":"https://patchwork.plctlab.org/api/1.2/patches/1178/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085150.0F518139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:51:49","name":"tree-optimization/106913 - ICE with -da and -Wuninitialized","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085150.0F518139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1179,"url":"https://patchwork.plctlab.org/api/1.2/patches/1179/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/","msgid":"<20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-13T08:52:03","name":"middle-end/106909 - CTRL altering flag after folding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913085203.CD1E9139B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1180,"url":"https://patchwork.plctlab.org/api/1.2/patches/1180/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/","msgid":"<20220913093616.1422179-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-13T09:36:16","name":"[V2] RISC-V:Add '\''-m[no]-csr-check'\'' option in gcc.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913093616.1422179-1-jiawei@iscas.ac.cn/mbox/"},{"id":1181,"url":"https://patchwork.plctlab.org/api/1.2/patches/1181/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/","msgid":"<020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T09:56:58","name":"PR target/106877: Robustify reg-stack to malformed asm.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/020401d8c757$2af45f10$80dd1d30$@nextmovesoftware.com/mbox/"},{"id":1182,"url":"https://patchwork.plctlab.org/api/1.2/patches/1182/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/","msgid":"<62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com>","list_archive_url":null,"date":"2022-09-13T11:03:35","name":"[OG12] openmp: Fix handling of target constructs in static member","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/62eb3792-62f6-7ebf-aa41-01d03287b573@mentor.com/mbox/"},{"id":1183,"url":"https://patchwork.plctlab.org/api/1.2/patches/1183/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/","msgid":"<20220913114538.2741902-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T11:45:38","name":"c++: some missing-SFINAE fixes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913114538.2741902-1-ppalka@redhat.com/mbox/"},{"id":1184,"url":"https://patchwork.plctlab.org/api/1.2/patches/1184/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/","msgid":"<20220913142118.3183120-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-13T14:21:18","name":"[committed] c++: remove single-parameter version of mark_used","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913142118.3183120-1-ppalka@redhat.com/mbox/"},{"id":1185,"url":"https://patchwork.plctlab.org/api/1.2/patches/1185/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/","msgid":"<20220913153237.305471-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-13T15:32:37","name":"LoongArch: Prepare static PIE support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913153237.305471-1-xry111@xry111.site/mbox/"},{"id":1186,"url":"https://patchwork.plctlab.org/api/1.2/patches/1186/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T16:42:28","name":"c++: Implement C++23 P1169R4 - static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyCy9OxAaLBDi+1V@tucnak/mbox/"},{"id":1187,"url":"https://patchwork.plctlab.org/api/1.2/patches/1187/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-13T17:05:35","name":"[committed] libgomp: Appease some static analyzers [PR106906]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyC4X5weKJ5HpmpZ@tucnak/mbox/"},{"id":1188,"url":"https://patchwork.plctlab.org/api/1.2/patches/1188/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/","msgid":"<000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T17:54:58","name":"PR tree-optimization/71343: Value number X<<2 as X*4.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/000e01d8c799$f1d2fe10$d578fa30$@nextmovesoftware.com/mbox/"},{"id":1189,"url":"https://patchwork.plctlab.org/api/1.2/patches/1189/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com/","msgid":"<002d01d8c79f$dc5fe830$951fb890$@nextmovesoftware.com>","list_archive_url":null,"date":"2022-09-13T18:37:20","name":"Optimize (X<","list_archive_url":null,"date":"2022-09-13T21:01:42","name":"[v3,01/11] OpenMP 5.0: Clause ordering for OpenMP 5.0 (topological sorting by base pointer)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/839df7d51e5bf6f29054e83b3c017f57df5c1149.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1190,"url":"https://patchwork.plctlab.org/api/1.2/patches/1190/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/","msgid":"<13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:43","name":"[v3,02/11] Remove omp_target_reorder_clauses","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/13cf15f3f3f3039bc7bf0c66a11d467f16a5d307.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1192,"url":"https://patchwork.plctlab.org/api/1.2/patches/1192/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/","msgid":"<76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:01:44","name":"[v3,03/11] OpenMP/OpenACC struct sibling list gimplification extension and rework","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/76cdecccc148288ba2b1516b1c69099ba12fcfe4.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1193,"url":"https://patchwork.plctlab.org/api/1.2/patches/1193/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:01:45","name":"[v3,04/11] OpenMP/OpenACC: mapping group list-handling improvements","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f2f84c39600751588e8cf4a7809f5644055fa727.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1194,"url":"https://patchwork.plctlab.org/api/1.2/patches/1194/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/","msgid":"<479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:15","name":"[v3,05/11] OpenMP: push attaches to end of clause list in \"target\" regions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/479bff9d51ee4db1ff46e0edaaf24d2a601f7a0d.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1197,"url":"https://patchwork.plctlab.org/api/1.2/patches/1197/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:16","name":"[v3,06/11] OpenMP: Pointers and member mappings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a3be658301113143e5ff5efea74e46ea6efc3e5f.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1195,"url":"https://patchwork.plctlab.org/api/1.2/patches/1195/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/","msgid":"<4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:17","name":"[v3,07/11] OpenMP/OpenACC: Reindent TO/FROM/_CACHE_ stanza in {c_}finish_omp_clause","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4c462bdaea797b68b36cc58154dfee31213072b2.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1199,"url":"https://patchwork.plctlab.org/api/1.2/patches/1199/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:03:18","name":"[v3,08/11] OpenMP/OpenACC: Rework clause expansion and nested struct handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1d4786dbfd1f5cd31f809dfc713478e44c5232b.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1196,"url":"https://patchwork.plctlab.org/api/1.2/patches/1196/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/","msgid":"<1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:03:19","name":"[v3,09/11] FYI/unfinished: OpenMP: lvalue parsing for map clauses (C++)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1ce800cfe1da2cae69edaa75fe20f3897dd5cfe0.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1200,"url":"https://patchwork.plctlab.org/api/1.2/patches/1200/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-13T21:04:29","name":"[v3,10/11] Use OMP_ARRAY_SECTION instead of TREE_LIST in C++ FE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d4c2a998d8013d8d5b7abd56729b1ecf13c397a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1198,"url":"https://patchwork.plctlab.org/api/1.2/patches/1198/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/","msgid":"<2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-13T21:04:30","name":"[v3,11/11] FYI/unfinished: OpenMP 5.0 \"declare mapper\" support for C++","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2d52a6cf5ba904abd98d028a163c1012becf95a6.1663101299.git.julian@codesourcery.com/mbox/"},{"id":1201,"url":"https://patchwork.plctlab.org/api/1.2/patches/1201/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/","msgid":"<20220913215743.2712390-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-13T21:57:43","name":"xtensa: gcc: implement MI thunk generation for call0 ABI","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220913215743.2712390-1-jcmvbkbc@gmail.com/mbox/"},{"id":1202,"url":"https://patchwork.plctlab.org/api/1.2/patches/1202/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/","msgid":"<20220914012511.1012154-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-14T01:25:11","name":"[ICE] Check another epilog variable peeling case in vectorizable_nonlinear_induction.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914012511.1012154-1-hongtao.liu@intel.com/mbox/"},{"id":1203,"url":"https://patchwork.plctlab.org/api/1.2/patches/1203/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-14T07:43:11","name":"Disallow pointer operands for |, ^ and partly & [PR106878]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyGGD/5HXAXh13N0@tucnak/mbox/"},{"id":1204,"url":"https://patchwork.plctlab.org/api/1.2/patches/1204/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914095705.00384134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T09:57:04","name":"tree-optimization/106934 - avoid BIT_FIELD_REF of bitfields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914095705.00384134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1205,"url":"https://patchwork.plctlab.org/api/1.2/patches/1205/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/","msgid":"<20220914121921.j46kmn2btdwmj3sc@lug-owl.de>","list_archive_url":null,"date":"2022-09-14T12:19:21","name":"[COMMITTED] Fix unused variable warning (was: [PATCH 1/3] STABS: remove -gstabs and -gxcoff functionality)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914121921.j46kmn2btdwmj3sc@lug-owl.de/mbox/"},{"id":1206,"url":"https://patchwork.plctlab.org/api/1.2/patches/1206/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/","msgid":"<20220914124935.1221658-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T12:49:35","name":"[COMMITTED,PR106936] Remove assert from get_value_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914124935.1221658-1-aldyh@redhat.com/mbox/"},{"id":1207,"url":"https://patchwork.plctlab.org/api/1.2/patches/1207/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914125001.E5607134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T12:50:01","name":"tree-optimization/106938 - cleanup abnormal edges after inlining","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914125001.E5607134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1208,"url":"https://patchwork.plctlab.org/api/1.2/patches/1208/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/","msgid":"<20220914140656.640BF134B3@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-14T14:06:55","name":"Move void_list_node init to common code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914140656.640BF134B3@imap2.suse-dmz.suse.de/mbox/"},{"id":1209,"url":"https://patchwork.plctlab.org/api/1.2/patches/1209/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/","msgid":"<20220914141900.3489407-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-14T14:19:00","name":"libstdc++: Implement ranges::chunk_by_view from P2443R1","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914141900.3489407-1-ppalka@redhat.com/mbox/"},{"id":1210,"url":"https://patchwork.plctlab.org/api/1.2/patches/1210/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T14:20:26","name":"[10/15,V2] arm: Implement cortex-M return signing address codegen","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkr8rmm82c5.fsf_-_@arm.com/mbox/"},{"id":1215,"url":"https://patchwork.plctlab.org/api/1.2/patches/1215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/","msgid":"<20220914150852.1244397-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:48","name":"[COMMITTED] Minor fixes to frange.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-1-aldyh@redhat.com/mbox/"},{"id":1214,"url":"https://patchwork.plctlab.org/api/1.2/patches/1214/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/","msgid":"<20220914150852.1244397-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:49","name":"[COMMITTED] Provide cleaner set_nan(), clear_nan(), and update_nan() methods.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-2-aldyh@redhat.com/mbox/"},{"id":1211,"url":"https://patchwork.plctlab.org/api/1.2/patches/1211/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/","msgid":"<20220914150852.1244397-3-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:50","name":"[COMMITTED] Use frange::set_nan() from the generic frange::set().","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-3-aldyh@redhat.com/mbox/"},{"id":1213,"url":"https://patchwork.plctlab.org/api/1.2/patches/1213/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/","msgid":"<20220914150852.1244397-4-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:51","name":"[COMMITTED] Pass full range to build_* in range-op-float.cc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-4-aldyh@redhat.com/mbox/"},{"id":1212,"url":"https://patchwork.plctlab.org/api/1.2/patches/1212/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/","msgid":"<20220914150852.1244397-5-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-14T15:08:52","name":"[COMMITTED] frange: add both zeros to ranges when there'\''s the possiblity of equality.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914150852.1244397-5-aldyh@redhat.com/mbox/"},{"id":1216,"url":"https://patchwork.plctlab.org/api/1.2/patches/1216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/","msgid":"<8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:22:08","name":"[_GLIBCXX_INLINE_VERSION] Cleanup gnu-versioned-namespace.ver","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8998e783-a06a-675b-afd0-b41e7195c1a9@gmail.com/mbox/"},{"id":1217,"url":"https://patchwork.plctlab.org/api/1.2/patches/1217/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/","msgid":"<99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com>","list_archive_url":null,"date":"2022-09-14T17:26:16","name":"[_GLIBCXX_INLINE_VERSION] Fix test dg-prune-output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99765d4f-2ac6-5877-69b6-1bd8684c20ff@gmail.com/mbox/"},{"id":1218,"url":"https://patchwork.plctlab.org/api/1.2/patches/1218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T17:31:34","name":"OpenMP: Enable vectorization in all OpenMP loops","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b5d354aa-07ef-5e3a-991e-deba88ee0175@codesourcery.com/mbox/"},{"id":1219,"url":"https://patchwork.plctlab.org/api/1.2/patches/1219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/","msgid":"<0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com>","list_archive_url":null,"date":"2022-09-14T17:32:11","name":"OpenMP: Generate SIMD clones for functions with \"declare target\"","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0b64e323-63f9-e4b7-eb7f-83f3b5e3125b@codesourcery.com/mbox/"},{"id":1220,"url":"https://patchwork.plctlab.org/api/1.2/patches/1220/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-14T18:09:56","name":"mips: Add appropriate linker flags when compiling with -static-pie","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CANP1oa0QMfUCRwGpP46Hz3xz9CsHEkHdMJXJ5sv+92-boR3u5Q@mail.gmail.com/mbox/"},{"id":1221,"url":"https://patchwork.plctlab.org/api/1.2/patches/1221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/","msgid":"<20220914182315.263596-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:15","name":"[committed] libstdc++: Document LWG 1203 API change in manual","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182315.263596-1-jwakely@redhat.com/mbox/"},{"id":1223,"url":"https://patchwork.plctlab.org/api/1.2/patches/1223/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/","msgid":"<20220914182329.263649-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:29","name":"[committed] libstdc++: Add assertion to std::promise::set_exception (LWG 2276)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182329.263649-1-jwakely@redhat.com/mbox/"},{"id":1222,"url":"https://patchwork.plctlab.org/api/1.2/patches/1222/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/","msgid":"<20220914182337.263664-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T18:23:37","name":"[committed] libstdc++: Add comment to 17_intro/names.cc test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914182337.263664-1-jwakely@redhat.com/mbox/"},{"id":1224,"url":"https://patchwork.plctlab.org/api/1.2/patches/1224/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/","msgid":"<20220914220435.276306-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:35","name":"[committed] libstdc++: Add missing header to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220435.276306-1-jwakely@redhat.com/mbox/"},{"id":1225,"url":"https://patchwork.plctlab.org/api/1.2/patches/1225/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/","msgid":"<20220914220449.276340-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-14T22:04:49","name":"[committed] libstdc++: Add TSan annotations to std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220914220449.276340-1-jwakely@redhat.com/mbox/"},{"id":1226,"url":"https://patchwork.plctlab.org/api/1.2/patches/1226/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-14T23:02:00","name":"float.h: Do not define INFINITY for C2x when infinities not supported","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209142301140.3158477@digraph.polyomino.org.uk/mbox/"},{"id":1227,"url":"https://patchwork.plctlab.org/api/1.2/patches/1227/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-15T03:36:19","name":"i386: Fixed vec_init_dup_v16bf [PR106887]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB548726F51948DD72BB8532B8EC499@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":1228,"url":"https://patchwork.plctlab.org/api/1.2/patches/1228/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/","msgid":"<20220915054026.1359564-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-15T05:40:27","name":"Rewrite NAN and sign handling in frange","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915054026.1359564-1-aldyh@redhat.com/mbox/"},{"id":1229,"url":"https://patchwork.plctlab.org/api/1.2/patches/1229/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915065416.1172508-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T06:54:16","name":"testsuite: Disable zero-scratch-regs-{7, 9, 11}.c on arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915065416.1172508-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1230,"url":"https://patchwork.plctlab.org/api/1.2/patches/1230/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/","msgid":"<20220915082853.109235-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:28:53","name":"RISC-V: Support poly move manipulation and selftests.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915082853.109235-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1231,"url":"https://patchwork.plctlab.org/api/1.2/patches/1231/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/","msgid":"<20220915083052.74903-1-guojiufu@linux.ibm.com>","list_archive_url":null,"date":"2022-09-15T08:30:52","name":"rs6000: Load high and low part of 64bit constant independently","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915083052.74903-1-guojiufu@linux.ibm.com/mbox/"},{"id":1232,"url":"https://patchwork.plctlab.org/api/1.2/patches/1232/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/","msgid":"<20220915084130.130148-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T08:41:30","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915084130.130148-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1233,"url":"https://patchwork.plctlab.org/api/1.2/patches/1233/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/","msgid":"<20220915113730.19569-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T11:37:30","name":"Fix c-c++-common/goacc/mdc-2.c and g++.dg/goacc/mdc.C tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113730.19569-1-julian@codesourcery.com/mbox/"},{"id":1234,"url":"https://patchwork.plctlab.org/api/1.2/patches/1234/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/","msgid":"<20220915113943.264538-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-15T11:39:43","name":"RISC-V: Add RVV machine modes.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915113943.264538-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1235,"url":"https://patchwork.plctlab.org/api/1.2/patches/1235/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/","msgid":"<20220915120224.56342-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-15T12:02:24","name":"Fix c-c++-common/gomp/target-50.c test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915120224.56342-1-julian@codesourcery.com/mbox/"},{"id":1236,"url":"https://patchwork.plctlab.org/api/1.2/patches/1236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/","msgid":"<20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-15T12:23:14","name":"tree-optimization/106922 - PRE and virtual operand translation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915122315.5F5DB133B6@imap2.suse-dmz.suse.de/mbox/"},{"id":1237,"url":"https://patchwork.plctlab.org/api/1.2/patches/1237/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/","msgid":"<20220915125234.1180957-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-15T12:52:35","name":"[pushed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915125234.1180957-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1238,"url":"https://patchwork.plctlab.org/api/1.2/patches/1238/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/","msgid":"<20220915155822.4021344-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T15:58:22","name":"c++: constraint matching, TEMPLATE_ID_EXPR, current inst","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915155822.4021344-1-ppalka@redhat.com/mbox/"},{"id":1239,"url":"https://patchwork.plctlab.org/api/1.2/patches/1239/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/","msgid":"<20220915180312.1596193-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T18:03:12","name":"c++: '\''mutable'\'' within constexpr [PR92505]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915180312.1596193-1-ppalka@redhat.com/mbox/"},{"id":1240,"url":"https://patchwork.plctlab.org/api/1.2/patches/1240/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/","msgid":"<20220915201627.2942314-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:16:27","name":"c++: modules ICE with typename friend declaration","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915201627.2942314-1-ppalka@redhat.com/mbox/"},{"id":1241,"url":"https://patchwork.plctlab.org/api/1.2/patches/1241/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:23:26","name":"[committed] Fortran: error recovery for bad deferred character length assignment [PR104314]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-677b8c14-ffe9-47f3-a4e6-6a6286f00ea4-1663273406376@3c-app-gmx-bs69/mbox/"},{"id":1242,"url":"https://patchwork.plctlab.org/api/1.2/patches/1242/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/","msgid":"<20220915204623.407931-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T20:46:23","name":"[committed] libstdc++: Tweak TSan annotations for std::atomic>","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915204623.407931-1-jwakely@redhat.com/mbox/"},{"id":1243,"url":"https://patchwork.plctlab.org/api/1.2/patches/1243/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/","msgid":"","list_archive_url":null,"date":"2022-09-15T20:51:32","name":"[committed] Fortran: catch NULL pointer dereferences while simplifying PACK [PR106857]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-6f4abfa3-3785-43e9-a9e9-2c4de9afa4ba-1663275092004@3c-app-gmx-bs27/mbox/"},{"id":1244,"url":"https://patchwork.plctlab.org/api/1.2/patches/1244/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/","msgid":"<20220915225856.413536-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-15T22:58:56","name":"[committed] libstdc++: Remove unnecessary header from ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220915225856.413536-1-jwakely@redhat.com/mbox/"},{"id":1245,"url":"https://patchwork.plctlab.org/api/1.2/patches/1245/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/","msgid":"<20220916005443.3305032-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T00:54:43","name":"Modernize ix86_builtin_vectorized_function with corresponding expanders.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916005443.3305032-1-hongtao.liu@intel.com/mbox/"},{"id":1246,"url":"https://patchwork.plctlab.org/api/1.2/patches/1246/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/","msgid":"<20220916010659.37555-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T01:06:59","name":"[x86] Don'\''t optimize cmp mem, 0 to load mem, reg + test reg, reg","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916010659.37555-1-hongtao.liu@intel.com/mbox/"},{"id":1247,"url":"https://patchwork.plctlab.org/api/1.2/patches/1247/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/","msgid":"<20220916060052.48335-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-16T06:00:52","name":"[x86] Adjust issue_rate for latest Intel processors.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916060052.48335-1-hongtao.liu@intel.com/mbox/"},{"id":1248,"url":"https://patchwork.plctlab.org/api/1.2/patches/1248/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T07:58:55","name":"vect: Fix missed gather load opportunity","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptilln4uo0.fsf@arm.com/mbox/"},{"id":1249,"url":"https://patchwork.plctlab.org/api/1.2/patches/1249/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-16T08:05:09","name":"vect: Fix SLP layout handling of masked loads [PR106794]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbv4udm.fsf@arm.com/mbox/"},{"id":1250,"url":"https://patchwork.plctlab.org/api/1.2/patches/1250/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/","msgid":"<20220916100608.491243-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T10:06:08","name":"[committed] libstdc++: Document new libstdc++.so symbol versions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916100608.491243-1-jwakely@redhat.com/mbox/"},{"id":1251,"url":"https://patchwork.plctlab.org/api/1.2/patches/1251/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/","msgid":"<2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de>","list_archive_url":null,"date":"2022-09-16T10:19:36","name":"[v4] eliminate mutex in fast path of __register_frame","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/2a4776b9-9271-bb3c-a626-d5ec22dae6f3@in.tum.de/mbox/"},{"id":1252,"url":"https://patchwork.plctlab.org/api/1.2/patches/1252/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/","msgid":"<20220916122314.3826744-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2022-09-16T12:23:14","name":"[v2] MIPS: improve -march=native arch detection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916122314.3826744-1-yunqiang.su@cipunited.com/mbox/"},{"id":1253,"url":"https://patchwork.plctlab.org/api/1.2/patches/1253/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/","msgid":"<20220916124240.176613-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-16T12:42:40","name":"[pushed] c++: member fn in omp loc list [PR106858]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916124240.176613-1-jason@redhat.com/mbox/"},{"id":1254,"url":"https://patchwork.plctlab.org/api/1.2/patches/1254/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/","msgid":"<20220916161759.510516-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:17:59","name":"[committed] libstdc++: Fix Doxygen commands","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161759.510516-1-jwakely@redhat.com/mbox/"},{"id":1256,"url":"https://patchwork.plctlab.org/api/1.2/patches/1256/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/","msgid":"<20220916161814.510563-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:14","name":"[committed] libstdc++: Remove __alloc_neq helper","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161814.510563-1-jwakely@redhat.com/mbox/"},{"id":1255,"url":"https://patchwork.plctlab.org/api/1.2/patches/1255/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/","msgid":"<20220916161826.510606-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:26","name":"[committed] libstdc++: Do not use nullptr in C++03-compatible code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161826.510606-1-jwakely@redhat.com/mbox/"},{"id":1257,"url":"https://patchwork.plctlab.org/api/1.2/patches/1257/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/","msgid":"<20220916161857.510663-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T16:18:57","name":"[committed] libstdc++: Fix tr1::variate_generator::engine_value_type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916161857.510663-1-jwakely@redhat.com/mbox/"},{"id":1258,"url":"https://patchwork.plctlab.org/api/1.2/patches/1258/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/","msgid":"<20220916184922.3274016-1-slyich@gmail.com>","list_archive_url":null,"date":"2022-09-16T18:49:22","name":"gcc/config/t-i386: add build dependencies on i386-builtin-types.inc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916184922.3274016-1-slyich@gmail.com/mbox/"},{"id":1259,"url":"https://patchwork.plctlab.org/api/1.2/patches/1259/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/","msgid":"<20220916202127.579816-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-16T20:21:27","name":"[committed] libstdc++: Fix compare_exchange_padding.cc test for std::atomic_ref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220916202127.579816-1-jwakely@redhat.com/mbox/"},{"id":1360,"url":"https://patchwork.plctlab.org/api/1.2/patches/1360/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922105053.E298E1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T10:50:53","name":"tree-optimization/99407 - DSE with data-ref analysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105053.E298E1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1361,"url":"https://patchwork.plctlab.org/api/1.2/patches/1361/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/","msgid":"<20220922105533.1837026-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-09-22T10:55:33","name":"[COMMITTED] xtensa: gcc: enable section anchors support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922105533.1837026-1-jcmvbkbc@gmail.com/mbox/"},{"id":1362,"url":"https://patchwork.plctlab.org/api/1.2/patches/1362/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/","msgid":"<20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T11:10:08","name":"tree-optimization/106922 - missed FRE/PRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922111009.3EF0413AA5@imap2.suse-dmz.suse.de/mbox/"},{"id":1363,"url":"https://patchwork.plctlab.org/api/1.2/patches/1363/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/","msgid":"<5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz>","list_archive_url":null,"date":"2022-09-22T11:10:46","name":"remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/5e5b1311-2db1-656f-d9de-c180224802ac@suse.cz/mbox/"},{"id":1364,"url":"https://patchwork.plctlab.org/api/1.2/patches/1364/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/","msgid":"<3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:26:39","name":"[v2] remove -gz=zlib-gnu option value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3f360308-03b5-0c2c-6b8f-dda38f5b6121@suse.cz/mbox/"},{"id":1365,"url":"https://patchwork.plctlab.org/api/1.2/patches/1365/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/","msgid":"<19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz>","list_archive_url":null,"date":"2022-09-22T12:51:05","name":"support -gz=zstd for both linker and assembler","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/19677278-9d77-d0ab-1257-225f2d33e6cd@suse.cz/mbox/"},{"id":1366,"url":"https://patchwork.plctlab.org/api/1.2/patches/1366/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/","msgid":"<8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:04:47","name":"[DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/8d90f74b-c3ec-880b-8dcb-75c14d6cb5b5@suse.cz/mbox/"},{"id":1367,"url":"https://patchwork.plctlab.org/api/1.2/patches/1367/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/","msgid":"<20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-22T13:19:38","name":"tree-optimization/102801 - testcase for uninit diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922131938.AAC0C1346B@imap2.suse-dmz.suse.de/mbox/"},{"id":1368,"url":"https://patchwork.plctlab.org/api/1.2/patches/1368/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T13:28:29","name":"libgo patch committed: Add cgo.Incomplete","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcVBpzhKda=cjGc5qo=bYESO_zcfpt3Ba6GUQNXNBPMLjA@mail.gmail.com/mbox/"},{"id":1369,"url":"https://patchwork.plctlab.org/api/1.2/patches/1369/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/","msgid":"<20220922133900.142238-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-22T13:39:00","name":"c++: Implement __is_{nothrow_,}convertible [PR106784]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922133900.142238-1-polacek@redhat.com/mbox/"},{"id":1370,"url":"https://patchwork.plctlab.org/api/1.2/patches/1370/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/","msgid":"<744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz>","list_archive_url":null,"date":"2022-09-22T13:58:53","name":"opts: fix --help=common with '\''\\t'\'' description","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/744c4c66-b7cb-f99f-a63e-1cc58c291e96@suse.cz/mbox/"},{"id":1371,"url":"https://patchwork.plctlab.org/api/1.2/patches/1371/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/","msgid":"<20220922142353.1139862-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:52","name":"[committed,1/2] libstdc++: Rearrange tests for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-1-jwakely@redhat.com/mbox/"},{"id":1372,"url":"https://patchwork.plctlab.org/api/1.2/patches/1372/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/","msgid":"<20220922142353.1139862-2-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:23:53","name":"[committed,2/2] libstdc++: Implement constexpr std::bitset for C++23 (P2417R2)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142353.1139862-2-jwakely@redhat.com/mbox/"},{"id":1373,"url":"https://patchwork.plctlab.org/api/1.2/patches/1373/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/","msgid":"<20220922142515.1140135-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-22T14:25:15","name":"[committed] libiberty: Refer to Bugzilla in README","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922142515.1140135-1-jwakely@redhat.com/mbox/"},{"id":1374,"url":"https://patchwork.plctlab.org/api/1.2/patches/1374/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:02:19","name":"TYPE_{MIN/MAX}_VALUE for floats?","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAGm3qMXYATzMsLq2-YSHfA+pFTrM376Fn=E3iQ=Z4N3FRu-EPA@mail.gmail.com/mbox/"},{"id":1375,"url":"https://patchwork.plctlab.org/api/1.2/patches/1375/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-22T15:56:35","name":"[RFC] __trunc{tf,xf,df,sf,hf}bf2, __truncbfhf2 and __extendbfsf2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YyyFs7w3npTxkci7@tucnak/mbox/"},{"id":1376,"url":"https://patchwork.plctlab.org/api/1.2/patches/1376/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/","msgid":"<20220922164057.4107373-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-22T16:40:58","name":"testsuite: Sanitize fails for SP FPU on Arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164057.4107373-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1377,"url":"https://patchwork.plctlab.org/api/1.2/patches/1377/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/","msgid":"<20220922164752.2566043-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:47:52","name":"Add debug functions for REAL_VALUE_TYPE.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164752.2566043-1-aldyh@redhat.com/mbox/"},{"id":1379,"url":"https://patchwork.plctlab.org/api/1.2/patches/1379/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/","msgid":"<20220922164911.2566143-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:10","name":"frange: dump hex values when dumping FP numbers.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-1-aldyh@redhat.com/mbox/"},{"id":1378,"url":"https://patchwork.plctlab.org/api/1.2/patches/1378/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/","msgid":"<20220922164911.2566143-2-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-22T16:49:11","name":"frange: drop endpoints to min/max representable numbers for -ffinite-math-only.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922164911.2566143-2-aldyh@redhat.com/mbox/"},{"id":1380,"url":"https://patchwork.plctlab.org/api/1.2/patches/1380/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/","msgid":"<0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com>","list_archive_url":null,"date":"2022-09-22T17:06:16","name":"[_GLIBCXX_DEBUG,_GLIBCXX_INLINE_VERSION] Add missing printers","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/0227a2ef-9efa-6bb2-6529-cb38d081f8be@gmail.com/mbox/"},{"id":1381,"url":"https://patchwork.plctlab.org/api/1.2/patches/1381/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/","msgid":"<20220922182502.3218391-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:25:02","name":"c++ modules: ICE with class NTTP argument [PR100616]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220922182502.3218391-1-ppalka@redhat.com/mbox/"},{"id":1382,"url":"https://patchwork.plctlab.org/api/1.2/patches/1382/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:53:24","name":"[01/17] Replace another snippet with a call to, gimple_range_ssa_names.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b17227f0-cdcf-f25b-58fb-4ad2751ff772@redhat.com/mbox/"},{"id":1383,"url":"https://patchwork.plctlab.org/api/1.2/patches/1383/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/","msgid":"<1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:55:20","name":"[02/17] Adjust range_op_handler to store the handler directly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1c18ea06-495c-52f5-67ea-b116ef0df3bc@redhat.com/mbox/"},{"id":1384,"url":"https://patchwork.plctlab.org/api/1.2/patches/1384/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/","msgid":"<6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:56:29","name":"[03/17] Create gimple_range_op_handler in a new source file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6d24be24-0924-f56b-7dfe-18b251b42ed5@redhat.com/mbox/"},{"id":1385,"url":"https://patchwork.plctlab.org/api/1.2/patches/1385/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T18:58:04","name":"[04/17] Fix calc_op1 for undefined op2_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/dc2b47bd-57ab-e9bf-50b0-cbdf89f976da@redhat.com/mbox/"},{"id":1386,"url":"https://patchwork.plctlab.org/api/1.2/patches/1386/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/","msgid":"<78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com>","list_archive_url":null,"date":"2022-09-22T18:59:22","name":"[05/17] Add missing float fold_range prototype for floats.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/78509fb2-e386-0cbe-db5f-abca5cfe48f6@redhat.com/mbox/"},{"id":1387,"url":"https://patchwork.plctlab.org/api/1.2/patches/1387/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/","msgid":"<35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:00:27","name":"[06/17] Always check the return value of fold_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/35eb7b99-9e99-dded-2dbc-1bc400df0a48@redhat.com/mbox/"},{"id":1388,"url":"https://patchwork.plctlab.org/api/1.2/patches/1388/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/","msgid":"<4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:01:37","name":"[07/17] Add range-ops support for builtin functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4ca8b041-459d-6fbc-794f-d1d93a266f95@redhat.com/mbox/"},{"id":1389,"url":"https://patchwork.plctlab.org/api/1.2/patches/1389/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/","msgid":"<37539494-f250-1f45-1dbd-e3f82c296136@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:02:23","name":"[08/17] Convert CFN_BUILT_IN_SIGNBIT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/37539494-f250-1f45-1dbd-e3f82c296136@redhat.com/mbox/"},{"id":1390,"url":"https://patchwork.plctlab.org/api/1.2/patches/1390/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/","msgid":"<99671c98-c81e-1fa3-b851-263492a54669@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:08","name":"[09/17] Convert CFN_BUILT_IN_TOUPPER and TOLOWER to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/99671c98-c81e-1fa3-b851-263492a54669@redhat.com/mbox/"},{"id":1391,"url":"https://patchwork.plctlab.org/api/1.2/patches/1391/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:13","name":"[10/17] Convert CFN_BUILT_FFS and CFN_POPCOUNT to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f21789ec-cfab-4503-410f-48bbd905d4c6@redhat.com/mbox/"},{"id":1392,"url":"https://patchwork.plctlab.org/api/1.2/patches/1392/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:05:19","name":"[11/17] Convert CFN_CLZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e2ad2282-85ff-da6b-970a-66e63c925957@redhat.com/mbox/"},{"id":1393,"url":"https://patchwork.plctlab.org/api/1.2/patches/1393/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/","msgid":"<622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com>","list_archive_url":null,"date":"2022-09-22T19:05:36","name":"[12/17] Convert CFN_CTZ builtins to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/622e4a48-eae4-600f-db3c-c478f537caa7@redhat.com/mbox/"},{"id":1395,"url":"https://patchwork.plctlab.org/api/1.2/patches/1395/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:14","name":"[13/17] Convert CFN_BUILT_IN_CLRSB to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ffc36af1-4096-fba9-ae43-61e105b7e20d@redhat.com/mbox/"},{"id":1394,"url":"https://patchwork.plctlab.org/api/1.2/patches/1394/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:06:50","name":"[14/17] Convert CFN_BUILT_IN_UBSAN_CHECK_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c2f34a94-1eb8-07a6-f174-55246161e1a5@redhat.com/mbox/"},{"id":1396,"url":"https://patchwork.plctlab.org/api/1.2/patches/1396/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:08:16","name":"[15/17] Convert CFN_BUILT_IN_STRLEN to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc889d03-0184-d34c-5d54-87f7c9763195@redhat.com/mbox/"},{"id":1397,"url":"https://patchwork.plctlab.org/api/1.2/patches/1397/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:07","name":"[16/17] Convert CFN_BUILT_IN_GOACC_DIM_* to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a297a47e-cc9f-12b3-ab99-dd52f897e16a@redhat.com/mbox/"},{"id":1398,"url":"https://patchwork.plctlab.org/api/1.2/patches/1398/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-22T19:10:45","name":"[17/17] Convert CFN_BUILT_IN_PARITY to range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/d97e89ef-7296-3cf4-3e52-e9aedcbc7432@redhat.com/mbox/"},{"id":1399,"url":"https://patchwork.plctlab.org/api/1.2/patches/1399/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-23T06:30:38","name":"attribs: Improve diagnostics","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy1Sjn8VA1HVBkB7@tucnak/mbox/"},{"id":1400,"url":"https://patchwork.plctlab.org/api/1.2/patches/1400/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/","msgid":"<20220923064254.326775-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-23T06:42:54","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923064254.326775-1-hongtao.liu@intel.com/mbox/"},{"id":1401,"url":"https://patchwork.plctlab.org/api/1.2/patches/1401/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923084330.4131742-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T08:43:31","name":"[testsuite,arm] Fix cmse-15.c expected output","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923084330.4131742-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1402,"url":"https://patchwork.plctlab.org/api/1.2/patches/1402/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:17:23","name":"[2/2] AArch64 Add support for neg on v1df","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16239-tamar@arm.com/mbox/"},{"id":1403,"url":"https://patchwork.plctlab.org/api/1.2/patches/1403/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:18:14","name":"middle-end Recognize more conditional comparisons idioms.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16259-tamar@arm.com/mbox/"},{"id":1404,"url":"https://patchwork.plctlab.org/api/1.2/patches/1404/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:21:20","name":"middle-end fix floating out of constants in conditionals","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15680-tamar@arm.com/mbox/"},{"id":1405,"url":"https://patchwork.plctlab.org/api/1.2/patches/1405/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:23:03","name":"[testsuite] : make check-functions-body dump expected and seen cases on failure.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16250-tamar@arm.com/mbox/"},{"id":1406,"url":"https://patchwork.plctlab.org/api/1.2/patches/1406/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:24:56","name":"[1/2] middle-end: RFC: On expansion of conditional branches, give hint if argument is a truth type to backend","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16248-tamar@arm.com/mbox/"},{"id":1407,"url":"https://patchwork.plctlab.org/api/1.2/patches/1407/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:25:26","name":"[2/2] AArch64 Extend tbz pattern to allow SI to SI extensions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy17hn8LsinOmJID@arm.com/mbox/"},{"id":1408,"url":"https://patchwork.plctlab.org/api/1.2/patches/1408/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:08","name":"[1/4] middle-end Support not decomposing specific divisions during vectorization.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15779-tamar@arm.com/mbox/"},{"id":1411,"url":"https://patchwork.plctlab.org/api/1.2/patches/1411/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:27","name":"[2/4] AArch64 Add implementation for pow2 bitmask division.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19Z/q/HPJ6wm5w@arm.com/mbox/"},{"id":1409,"url":"https://patchwork.plctlab.org/api/1.2/patches/1409/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:33:46","name":"[3/4] AArch64 Add SVE2 implementation for pow2 bitmask division","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19es5TOyWlHsnk@arm.com/mbox/"},{"id":1410,"url":"https://patchwork.plctlab.org/api/1.2/patches/1410/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T09:34:09","name":"[4/4] AArch64 sve2: rewrite pack + NARROWB + NARROWB to NARROWB + NARROWT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy19kZozCiweoBcT@arm.com/mbox/"},{"id":1412,"url":"https://patchwork.plctlab.org/api/1.2/patches/1412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T10:39:43","name":"[committed] MAINTAINERS: Add myself to Write After Approval","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a8bae7c0-2c0a-7022-9b7b-8ca41ef01544@codesourcery.com/mbox/"},{"id":1413,"url":"https://patchwork.plctlab.org/api/1.2/patches/1413/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:42:12","name":"[1/2] middle-end Fold BIT_FIELD_REF and Shifts into BIT_FIELD_REFs alone","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-15776-tamar@arm.com/mbox/"},{"id":1414,"url":"https://patchwork.plctlab.org/api/1.2/patches/1414/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T11:43:18","name":"[2/2] AArch64 Perform more late folding of reg moves and shifts which arrive after expand","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yy2b1o/foRR6xvBZ@arm.com/mbox/"},{"id":1415,"url":"https://patchwork.plctlab.org/api/1.2/patches/1415/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/","msgid":"<20220923115838.1327654-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:58:38","name":"[committed] libstdc++: Optimize std::bitset::to_string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115838.1327654-1-jwakely@redhat.com/mbox/"},{"id":1416,"url":"https://patchwork.plctlab.org/api/1.2/patches/1416/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/","msgid":"<20220923115950.1327715-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T11:59:50","name":"[committed] libstdc++: Enable constexpr std::bitset for debug mode","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923115950.1327715-1-jwakely@redhat.com/mbox/"},{"id":1417,"url":"https://patchwork.plctlab.org/api/1.2/patches/1417/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923120331.4136741-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T12:03:32","name":"testsuite: Verify that module-mapper is avialable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923120331.4136741-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1418,"url":"https://patchwork.plctlab.org/api/1.2/patches/1418/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/","msgid":"<20220923123258.176D213A00@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-23T12:32:57","name":"tree-optimization/106922 - extend same-val clobber FRE","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923123258.176D213A00@imap2.suse-dmz.suse.de/mbox/"},{"id":1419,"url":"https://patchwork.plctlab.org/api/1.2/patches/1419/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/","msgid":"<20220923125830.2715538-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-23T12:58:30","name":"[COMMITTED] frange: Make the setter taking trees a wrapper.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923125830.2715538-1-aldyh@redhat.com/mbox/"},{"id":1420,"url":"https://patchwork.plctlab.org/api/1.2/patches/1420/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/","msgid":"<20220923135914.24219-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-23T13:59:14","name":"[v2] libgo: Portable access to thread ID in struct sigevent","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923135914.24219-1-soeren@soeren-tempel.net/mbox/"},{"id":1421,"url":"https://patchwork.plctlab.org/api/1.2/patches/1421/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/","msgid":"<20220923141522.1393426-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-23T14:15:22","name":"[committed] libstdc++: Micro-optimizaion for std::bitset stream extraction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923141522.1393426-1-jwakely@redhat.com/mbox/"},{"id":1422,"url":"https://patchwork.plctlab.org/api/1.2/patches/1422/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T15:24:23","name":"OpenACC: Fix reduction tree-sharing issue [PR106982]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b694809c-c969-1d8f-196b-589194312c02@codesourcery.com/mbox/"},{"id":1423,"url":"https://patchwork.plctlab.org/api/1.2/patches/1423/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/","msgid":"<878rmaqetf.fsf@euler.schwinge.homeip.net>","list_archive_url":null,"date":"2022-09-23T15:40:44","name":"[og12] Come up with {,UN}LIKELY macros (was: [Patch][2/3][v2] nvptx: libgomp+mkoffload.cc: Prepare for reverse offload fn lookup)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/878rmaqetf.fsf@euler.schwinge.homeip.net/mbox/"},{"id":1424,"url":"https://patchwork.plctlab.org/api/1.2/patches/1424/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/","msgid":"<20220923154924.GA66899@adacore.com>","list_archive_url":null,"date":"2022-09-23T15:49:24","name":"Fix thinko in powerpc default specs for -mabi","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923154924.GA66899@adacore.com/mbox/"},{"id":1425,"url":"https://patchwork.plctlab.org/api/1.2/patches/1425/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/","msgid":"<20220923184026.379494-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-23T18:40:26","name":"c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184026.379494-1-polacek@redhat.com/mbox/"},{"id":1426,"url":"https://patchwork.plctlab.org/api/1.2/patches/1426/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/","msgid":"<20220923184344.4147951-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-23T18:43:44","name":"Fix typo in chapter level for RISC-V attributes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220923184344.4147951-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1427,"url":"https://patchwork.plctlab.org/api/1.2/patches/1427/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-23T18:53:16","name":"Fix profile count comparison.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542E50C76592E21B7207AB491519@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1428,"url":"https://patchwork.plctlab.org/api/1.2/patches/1428/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-23T21:24:07","name":"[committed] testsuite: Add more C2x tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209232123240.183299@digraph.polyomino.org.uk/mbox/"},{"id":1429,"url":"https://patchwork.plctlab.org/api/1.2/patches/1429/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/","msgid":"<20220924000747.1717312-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:47","name":"[committed] libstdc++: Fix std::is_nothrow_invocable_r for uncopyable prvalues [PR91456]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000747.1717312-1-jwakely@redhat.com/mbox/"},{"id":1430,"url":"https://patchwork.plctlab.org/api/1.2/patches/1430/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/","msgid":"<20220924000753.1717363-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T00:07:53","name":"[committed] libstdc++: Add test for type traits not having friend access","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924000753.1717363-1-jwakely@redhat.com/mbox/"},{"id":1431,"url":"https://patchwork.plctlab.org/api/1.2/patches/1431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/","msgid":"<20220924011611.433106-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-24T01:16:11","name":"c++: P2513R4, char8_t Compatibility and Portability Fix [PR106656]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924011611.433106-1-polacek@redhat.com/mbox/"},{"id":1432,"url":"https://patchwork.plctlab.org/api/1.2/patches/1432/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/","msgid":"<20220924124722.1946365-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-24T12:47:22","name":"LoongArch: Use UNSPEC for fmin/fmax RTL pattern [PR105414]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924124722.1946365-1-xry111@xry111.site/mbox/"},{"id":1433,"url":"https://patchwork.plctlab.org/api/1.2/patches/1433/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/","msgid":"<20220924141912.1892292-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-24T14:19:12","name":"[committed] libstdc++: Simplify detection idiom using concepts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220924141912.1892292-1-jwakely@redhat.com/mbox/"},{"id":1434,"url":"https://patchwork.plctlab.org/api/1.2/patches/1434/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/","msgid":"<20220925112537.2209847-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-25T11:25:37","name":"LoongArch: Add prefetch instruction","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220925112537.2209847-1-xry111@xry111.site/mbox/"},{"id":1435,"url":"https://patchwork.plctlab.org/api/1.2/patches/1435/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-25T16:28:55","name":"[RFA] Minor improvement to coremark, avoid unconditional jump to return","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/ada747e8-6ba5-70f9-f7a8-eb1685b3b09b@ventanamicro.com/mbox/"},{"id":1436,"url":"https://patchwork.plctlab.org/api/1.2/patches/1436/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/","msgid":"","list_archive_url":null,"date":"2022-09-25T21:04:36","name":"Proxy ping [PATCH] Fortran: Fix ICE and wrong code for assumed-rank arrays [PR100029, PR100040]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-7af00afc-50de-4985-97b2-100ac2a7285b-1664139876212@3c-app-gmx-bap15/mbox/"},{"id":1437,"url":"https://patchwork.plctlab.org/api/1.2/patches/1437/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/","msgid":"<20220926020010.779566-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:00:10","name":"LoongArch: Libvtv add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020010.779566-1-chenglulu@loongson.cn/mbox/"},{"id":1438,"url":"https://patchwork.plctlab.org/api/1.2/patches/1438/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/","msgid":"<20220926020504.791159-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-26T02:05:04","name":"LoongArch: Libitm add LoongArch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926020504.791159-1-chenglulu@loongson.cn/mbox/"},{"id":1439,"url":"https://patchwork.plctlab.org/api/1.2/patches/1439/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/","msgid":"<20220926031434.47605-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-26T03:14:34","name":"[x86] Support 2-instruction vector shuffle for V4SI/V4SF in ix86_expand_vec_perm_const_1.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926031434.47605-1-hongtao.liu@intel.com/mbox/"},{"id":1440,"url":"https://patchwork.plctlab.org/api/1.2/patches/1440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/","msgid":"<1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com>","list_archive_url":null,"date":"2022-09-26T03:35:28","name":"[v7,rs6000] Implemented f[min/max]_optab by xs[min/max]dp [PR103605]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1a6959ac-53c5-070b-e600-6fc1bab56ae4@linux.ibm.com/mbox/"},{"id":1441,"url":"https://patchwork.plctlab.org/api/1.2/patches/1441/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/","msgid":"<20220926051937.729321-1-lin1.hu@intel.com>","list_archive_url":null,"date":"2022-09-26T05:19:37","name":"testsuite: Fix up avx256-unaligned-store-3.c test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926051937.729321-1-lin1.hu@intel.com/mbox/"},{"id":1442,"url":"https://patchwork.plctlab.org/api/1.2/patches/1442/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/","msgid":"<20220926065604.783193-1-liwei.xu@intel.com>","list_archive_url":null,"date":"2022-09-26T06:56:04","name":"Optimize nested permutation to single VEC_PERM_EXPR [PR54346]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065604.783193-1-liwei.xu@intel.com/mbox/"},{"id":1443,"url":"https://patchwork.plctlab.org/api/1.2/patches/1443/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/","msgid":"<20220926065805.15717-1-xry111@xry111.site>","list_archive_url":null,"date":"2022-09-26T06:58:05","name":"LoongArch: Pass cache information to optimizer","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926065805.15717-1-xry111@xry111.site/mbox/"},{"id":1444,"url":"https://patchwork.plctlab.org/api/1.2/patches/1444/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/","msgid":"<1836c77d-56f0-fd92-6453-9978b246c969@suse.cz>","list_archive_url":null,"date":"2022-09-26T07:46:25","name":"[pushed] ranger: remove unused function","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1836c77d-56f0-fd92-6453-9978b246c969@suse.cz/mbox/"},{"id":1463,"url":"https://patchwork.plctlab.org/api/1.2/patches/1463/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T08:30:44","name":"reassoc: Handle OFFSET_TYPE like POINTER_TYPE in optimize_range_tests_cmp_bitwise [PR107029[","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzFjMj+hcggRdc8F@tucnak/mbox/"},{"id":1445,"url":"https://patchwork.plctlab.org/api/1.2/patches/1445/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/","msgid":"<20220926091315.272096-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:15","name":"[COMMITED] ada: Tune comment of routine for detecting junk names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091315.272096-1-poulhies@adacore.com/mbox/"},{"id":1447,"url":"https://patchwork.plctlab.org/api/1.2/patches/1447/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/","msgid":"<20220926091326.272406-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:26","name":"[COMMITED] ada: Deconstruct build support for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091326.272406-1-poulhies@adacore.com/mbox/"},{"id":1446,"url":"https://patchwork.plctlab.org/api/1.2/patches/1446/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/","msgid":"<20220926091333.272502-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:33","name":"[COMMITED] ada: Remove definition of MAXPATHLEN for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091333.272502-1-poulhies@adacore.com/mbox/"},{"id":1449,"url":"https://patchwork.plctlab.org/api/1.2/patches/1449/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/","msgid":"<20220926091341.272596-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:13:41","name":"[COMMITED] ada: Remove socket definitions for ancient MinGW","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091341.272596-1-poulhies@adacore.com/mbox/"},{"id":1448,"url":"https://patchwork.plctlab.org/api/1.2/patches/1448/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/","msgid":"<20220926091437.272873-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:37","name":"[COMMITED] ada: Improve accessibility check generation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091437.272873-1-poulhies@adacore.com/mbox/"},{"id":1451,"url":"https://patchwork.plctlab.org/api/1.2/patches/1451/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/","msgid":"<20220926091453.273010-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:53","name":"[COMMITED] ada: Only reject volatile ghost objects when SPARK_Mode is On","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091453.273010-1-poulhies@adacore.com/mbox/"},{"id":1450,"url":"https://patchwork.plctlab.org/api/1.2/patches/1450/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/","msgid":"<20220926091458.273107-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:14:58","name":"[COMMITED] ada: Delay expansion of iterated component association","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091458.273107-1-poulhies@adacore.com/mbox/"},{"id":1454,"url":"https://patchwork.plctlab.org/api/1.2/patches/1454/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/","msgid":"<20220926091505.273202-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:05","name":"[COMMITED] ada: Delay expansion of iterator specification in preanalysis","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091505.273202-1-poulhies@adacore.com/mbox/"},{"id":1456,"url":"https://patchwork.plctlab.org/api/1.2/patches/1456/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/","msgid":"<20220926091511.273296-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:11","name":"[COMMITED] ada: Make Original_Aspect_Pragma_Name more precise","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091511.273296-1-poulhies@adacore.com/mbox/"},{"id":1453,"url":"https://patchwork.plctlab.org/api/1.2/patches/1453/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/","msgid":"<20220926091516.273390-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:16","name":"[COMMITED] ada: Document support for the mold linker","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091516.273390-1-poulhies@adacore.com/mbox/"},{"id":1455,"url":"https://patchwork.plctlab.org/api/1.2/patches/1455/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/","msgid":"<20220926091522.273508-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:22","name":"[COMMITED] ada: Improve CUDA host-side and device-side binder support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091522.273508-1-poulhies@adacore.com/mbox/"},{"id":1452,"url":"https://patchwork.plctlab.org/api/1.2/patches/1452/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/","msgid":"<20220926091526.273603-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:26","name":"[COMMITED] ada: Document Long_Long_Long_Size parameter for -gnateT","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091526.273603-1-poulhies@adacore.com/mbox/"},{"id":1458,"url":"https://patchwork.plctlab.org/api/1.2/patches/1458/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/","msgid":"<20220926091531.273721-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:31","name":"[COMMITED] ada: Remove unreferenced C macro from OS constants template","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091531.273721-1-poulhies@adacore.com/mbox/"},{"id":1457,"url":"https://patchwork.plctlab.org/api/1.2/patches/1457/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/","msgid":"<20220926091537.273815-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:37","name":"[COMMITED] ada: Remove unreferenced Rtsfind entries","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091537.273815-1-poulhies@adacore.com/mbox/"},{"id":1460,"url":"https://patchwork.plctlab.org/api/1.2/patches/1460/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/","msgid":"<20220926091542.273909-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:15:42","name":"[COMMITED] ada: Fix location of pragmas coming from aspects in top-level instances","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091542.273909-1-poulhies@adacore.com/mbox/"},{"id":1459,"url":"https://patchwork.plctlab.org/api/1.2/patches/1459/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/","msgid":"<20220926091626.274146-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:16:26","name":"[COMMITED] ada: Doc: rename Valid_Image to Valid_Value","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091626.274146-1-poulhies@adacore.com/mbox/"},{"id":1461,"url":"https://patchwork.plctlab.org/api/1.2/patches/1461/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/","msgid":"<20220926091739.274489-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-26T09:17:39","name":"[COMMITED] ada: Remove GNATmetric'\''s documentation from GNAT'\''s documentation","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926091739.274489-1-poulhies@adacore.com/mbox/"},{"id":1462,"url":"https://patchwork.plctlab.org/api/1.2/patches/1462/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/","msgid":"<72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz>","list_archive_url":null,"date":"2022-09-26T10:07:56","name":"[pushed] s390: fix wrong refactoring","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/72fdc8a3-35f1-4f4d-f793-1d6376077170@suse.cz/mbox/"},{"id":1464,"url":"https://patchwork.plctlab.org/api/1.2/patches/1464/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/","msgid":"<20220926121759.3179767-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:18:00","name":"[PR107009] Set ranges from unreachable edges for all known ranges.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926121759.3179767-1-aldyh@redhat.com/mbox/"},{"id":1465,"url":"https://patchwork.plctlab.org/api/1.2/patches/1465/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/","msgid":"<20220926125953.2149422-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T12:59:53","name":"[committed] libstdc++: Add #if around non-C++03 code in std::bitset [PR107037]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926125953.2149422-1-jwakely@redhat.com/mbox/"},{"id":1466,"url":"https://patchwork.plctlab.org/api/1.2/patches/1466/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/","msgid":"<20220926143620.24037-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-26T14:36:20","name":"c++ modules: variable template partial spec fixes [PR107033]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926143620.24037-1-ppalka@redhat.com/mbox/"},{"id":1467,"url":"https://patchwork.plctlab.org/api/1.2/patches/1467/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/","msgid":"<1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:16:44","name":"Update my email address and DCO entry in MAINTAINERS file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1e58041e-93be-682f-8ba6-8ab5988b89d3@ventanamicro.com/mbox/"},{"id":1468,"url":"https://patchwork.plctlab.org/api/1.2/patches/1468/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/","msgid":"<645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com>","list_archive_url":null,"date":"2022-09-26T15:20:53","name":"Update for gcc steering committee page","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/645f6940-ccf0-cc15-8267-43e3ccc73b66@ventanamicro.com/mbox/"},{"id":1469,"url":"https://patchwork.plctlab.org/api/1.2/patches/1469/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/","msgid":"<20220926152258.20921-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-26T15:22:58","name":"c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926152258.20921-1-polacek@redhat.com/mbox/"},{"id":1470,"url":"https://patchwork.plctlab.org/api/1.2/patches/1470/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:25:36","name":"[v2] c++: Instantiate less when evaluating __is_convertible","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHSgNWwCii2jawR@redhat.com/mbox/"},{"id":1471,"url":"https://patchwork.plctlab.org/api/1.2/patches/1471/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-26T16:36:23","name":"openmp: Add OpenMP assume, assumes and begin/end assumes support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzHVB2eFlmeaIZoO@tucnak/mbox/"},{"id":1472,"url":"https://patchwork.plctlab.org/api/1.2/patches/1472/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/","msgid":"<20220926172441.3219466-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-26T17:24:41","name":"[COMMITTED] Optimize [0 = x & MASK] in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926172441.3219466-1-aldyh@redhat.com/mbox/"},{"id":1473,"url":"https://patchwork.plctlab.org/api/1.2/patches/1473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/","msgid":"<073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz>","list_archive_url":null,"date":"2022-09-26T19:05:20","name":"[pushed] docs: add missing dash in option name","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/073b479e-772b-9667-1f76-b729d49fa1eb@suse.cz/mbox/"},{"id":1474,"url":"https://patchwork.plctlab.org/api/1.2/patches/1474/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-26T19:54:13","name":"[v2] c++: Don'\''t quote nothrow in diagnostic","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzIDZSRNR65/L5zu@redhat.com/mbox/"},{"id":1475,"url":"https://patchwork.plctlab.org/api/1.2/patches/1475/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/","msgid":"<20220926222725.GA19652@ldh-imac.local>","list_archive_url":null,"date":"2022-09-26T22:27:25","name":"Ping^3: [PATCH] libcpp: Handle extended characters in user-defined literal suffix [PR103902]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926222725.GA19652@ldh-imac.local/mbox/"},{"id":1477,"url":"https://patchwork.plctlab.org/api/1.2/patches/1477/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/","msgid":"<20220926224904.2235882-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:04","name":"[committed] libstdc++: Use new built-ins for std::is_convertible traits","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224904.2235882-1-jwakely@redhat.com/mbox/"},{"id":1476,"url":"https://patchwork.plctlab.org/api/1.2/patches/1476/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/","msgid":"<20220926224909.2235959-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-26T22:49:09","name":"[committed] libstdc++: Update std::pointer_traits to match new LWG 3545 wording","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220926224909.2235959-1-jwakely@redhat.com/mbox/"},{"id":1478,"url":"https://patchwork.plctlab.org/api/1.2/patches/1478/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/","msgid":"<20220927002334.651057-2-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:33","name":"[v5,1/2] asan: specify alignment for LASANPC labels","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-2-iii@linux.ibm.com/mbox/"},{"id":1479,"url":"https://patchwork.plctlab.org/api/1.2/patches/1479/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/","msgid":"<20220927002334.651057-3-iii@linux.ibm.com>","list_archive_url":null,"date":"2022-09-27T00:23:34","name":"[v5,2/2] IBM zSystems: Define CODE_LABEL_BOUNDARY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927002334.651057-3-iii@linux.ibm.com/mbox/"},{"id":1480,"url":"https://patchwork.plctlab.org/api/1.2/patches/1480/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/","msgid":"<4086807d-97d1-ec58-1617-24dda537010a@gmail.com>","list_archive_url":null,"date":"2022-09-27T01:12:23","name":"libgompd: Add thread handles","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/4086807d-97d1-ec58-1617-24dda537010a@gmail.com/mbox/"},{"id":1481,"url":"https://patchwork.plctlab.org/api/1.2/patches/1481/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/","msgid":"<20220927031639.186950-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T03:16:39","name":"Libvtv-test: Fix the problem that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927031639.186950-1-chenglulu@loongson.cn/mbox/"},{"id":1482,"url":"https://patchwork.plctlab.org/api/1.2/patches/1482/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/","msgid":"<20220927060228.573975-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T06:02:28","name":"[v2] Libvtv-test: Fix bug that scansarif.exp cannot be found in libvtv regression test.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927060228.573975-1-chenglulu@loongson.cn/mbox/"},{"id":1483,"url":"https://patchwork.plctlab.org/api/1.2/patches/1483/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/","msgid":"<86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com>","list_archive_url":null,"date":"2022-09-27T06:19:16","name":"[committed] Fix ICE'\''s due to jump-to-return optimization changes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/86bc153e-8fc7-5654-07f2-a6c16fd346c1@ventanamicro.com/mbox/"},{"id":1488,"url":"https://patchwork.plctlab.org/api/1.2/patches/1488/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/","msgid":"<20220927074928.804896-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-09-27T07:49:29","name":"[v2] LoongArch: Libvtv add loongarch support.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927074928.804896-1-chenglulu@loongson.cn/mbox/"},{"id":1484,"url":"https://patchwork.plctlab.org/api/1.2/patches/1484/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/","msgid":"<20220927084453.3409529-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:44:53","name":"[COMMITTED] Add an irange setter for wide_ints.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084453.3409529-1-aldyh@redhat.com/mbox/"},{"id":1485,"url":"https://patchwork.plctlab.org/api/1.2/patches/1485/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T08:45:25","name":"[RFC] libstdc++: Partial library support for std::float{16,32,64,128}_t","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzK4JeacvF923uZd@tucnak/mbox/"},{"id":1486,"url":"https://patchwork.plctlab.org/api/1.2/patches/1486/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/","msgid":"<20220927084606.3409637-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T08:46:06","name":"[COMMITTED] irange: keep better track of powers of 2.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927084606.3409637-1-aldyh@redhat.com/mbox/"},{"id":1487,"url":"https://patchwork.plctlab.org/api/1.2/patches/1487/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/","msgid":"<20220927092608.228176-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-27T09:26:08","name":"RISC-V: Add ABI-defined RVV types.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927092608.228176-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1489,"url":"https://patchwork.plctlab.org/api/1.2/patches/1489/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/","msgid":"<20220927103510.2321453-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T10:35:10","name":"c++: Make __is_{, nothrow_}convertible SFINAE on access [PR107049]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927103510.2321453-1-jwakely@redhat.com/mbox/"},{"id":1490,"url":"https://patchwork.plctlab.org/api/1.2/patches/1490/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-27T10:36:16","name":"[committed] fixincludes: FIx up for Debian/Ubuntu includes","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzLSIMAZZhPejSzT@tucnak/mbox/"},{"id":1491,"url":"https://patchwork.plctlab.org/api/1.2/patches/1491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/","msgid":"<20220927110013.2378598-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-27T11:00:13","name":"[committed] libstdc++: Adjust deduction guides for static operator() [PR106651]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927110013.2378598-1-jwakely@redhat.com/mbox/"},{"id":1492,"url":"https://patchwork.plctlab.org/api/1.2/patches/1492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/","msgid":"<20220927144019.194796-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-27T14:40:20","name":"testsuite: Skip intrinsics test if arm","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927144019.194796-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1493,"url":"https://patchwork.plctlab.org/api/1.2/patches/1493/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/","msgid":"<20220927150131.3487543-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-09-27T15:01:31","name":"[COMMITTED] range-ops: Calculate the popcount of a singleton.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927150131.3487543-1-aldyh@redhat.com/mbox/"},{"id":1494,"url":"https://patchwork.plctlab.org/api/1.2/patches/1494/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/","msgid":"<20220927151214.1082396-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-27T15:12:14","name":"Don'\''t ICE running selftests if errors were raised [PR99723]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927151214.1082396-1-andrea.corallo@arm.com/mbox/"},{"id":1495,"url":"https://patchwork.plctlab.org/api/1.2/patches/1495/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T16:28:59","name":"libgo patch committed: Synchronize empty struct field handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CAOyqgcV8j=NpiABvshLg0FOZm+pk44B8FH1+ejFgpxX+6=ZbUA@mail.gmail.com/mbox/"},{"id":1496,"url":"https://patchwork.plctlab.org/api/1.2/patches/1496/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:05:29","name":"Fortran: error recovery while simplifying intrinsic UNPACK [PR107054]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/trinity-00fca6df-5ba0-4282-afff-39debc94a9ae-1664305529428@3c-app-gmx-bap61/mbox/"},{"id":1497,"url":"https://patchwork.plctlab.org/api/1.2/patches/1497/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/","msgid":"<20220927195030.2024439-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:29","name":"[1/2] c++: introduce TRAIT_TYPE alongside TRAIT_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-1-ppalka@redhat.com/mbox/"},{"id":1498,"url":"https://patchwork.plctlab.org/api/1.2/patches/1498/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/","msgid":"<20220927195030.2024439-2-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-27T19:50:30","name":"[2/2] c++: implement __remove_cv, __remove_reference and __remove_cvref","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927195030.2024439-2-ppalka@redhat.com/mbox/"},{"id":1499,"url":"https://patchwork.plctlab.org/api/1.2/patches/1499/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T19:53:56","name":"[RFA] Avoid unnecessary load-immediate in coremark","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f41501c6-4a9a-6dc0-7224-0f9a721a0765@ventanamicro.com/mbox/"},{"id":1500,"url":"https://patchwork.plctlab.org/api/1.2/patches/1500/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-27T20:26:10","name":"[v3] c++: Implement C++23 P2266R1, Simpler implicit move [PR101165]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzNcYqVuH+FsC8Wh@redhat.com/mbox/"},{"id":1501,"url":"https://patchwork.plctlab.org/api/1.2/patches/1501/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/","msgid":"<20220927233454.144656-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-09-27T23:34:54","name":"i386: Mark XMM4-XMM6 as clobbered by encodekey128/encodekey256","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220927233454.144656-1-hjl.tools@gmail.com/mbox/"},{"id":1502,"url":"https://patchwork.plctlab.org/api/1.2/patches/1502/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T00:39:18","name":"[PUSHED] Fix AutoFDO tests to not look for hot/cold splitting.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB354209704F36E049F69EFBB091549@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1503,"url":"https://patchwork.plctlab.org/api/1.2/patches/1503/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/","msgid":"<9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com>","list_archive_url":null,"date":"2022-09-28T05:30:46","name":"rs6000: Rework option -mpowerpc64 handling [PR106680]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9d9f1f43-b528-387d-45a7-1d89400de0fc@linux.ibm.com/mbox/"},{"id":1504,"url":"https://patchwork.plctlab.org/api/1.2/patches/1504/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T06:35:29","name":"Add OPTIONS_H_EXTRA to GTFILES","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt35ccvwem.fsf@arm.com/mbox/"},{"id":1505,"url":"https://patchwork.plctlab.org/api/1.2/patches/1505/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T07:39:44","name":"[wwwdocs] gcc-13/changes.html: Add nvptx'\''s --with-arch","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f071b915-d4ce-a7c2-beb1-3b8c634d8985@codesourcery.com/mbox/"},{"id":1506,"url":"https://patchwork.plctlab.org/api/1.2/patches/1506/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/","msgid":"<98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T08:31:20","name":"[committed] libgomp.texi: Status '\''P'\'' for '\''assume'\'', remove duplicated line","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/98680f21-4bca-600b-d959-5df2f4714d80@codesourcery.com/mbox/"},{"id":1507,"url":"https://patchwork.plctlab.org/api/1.2/patches/1507/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/","msgid":"<20220928121926.13280-1-andrea.corallo@arm.com>","list_archive_url":null,"date":"2022-09-28T12:19:26","name":"arm: Define __ARM_FEATURE_AES and __ARM_FEATURE_SHA2 when march +crypto is selected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928121926.13280-1-andrea.corallo@arm.com/mbox/"},{"id":1508,"url":"https://patchwork.plctlab.org/api/1.2/patches/1508/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/","msgid":"<20220928132024.64984-1-julian@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T13:20:24","name":"OpenACC: whole struct vs. component mappings (PR107028)","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928132024.64984-1-julian@codesourcery.com/mbox/"},{"id":1509,"url":"https://patchwork.plctlab.org/api/1.2/patches/1509/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/","msgid":"<87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com>","list_archive_url":null,"date":"2022-09-28T15:05:38","name":"vect: while_ult for integer mask","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/87180de9-d0d4-b92f-405f-100aca3d5cf8@codesourcery.com/mbox/"},{"id":1510,"url":"https://patchwork.plctlab.org/api/1.2/patches/1510/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-28T18:19:43","name":"fixincludes: Fix up powerpc floatn.h tweaks [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzSQP8RpiJBScioT@tucnak/mbox/"},{"id":1511,"url":"https://patchwork.plctlab.org/api/1.2/patches/1511/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:42:01","name":"Fix gdb printers for std::string","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e1355b5b-71cc-6726-c4e2-c1828d7a5850@gmail.com/mbox/"},{"id":1512,"url":"https://patchwork.plctlab.org/api/1.2/patches/1512/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/","msgid":"","list_archive_url":null,"date":"2022-09-28T20:44:29","name":"c++: Add DECL_NTTP_OBJECT_P lang flag","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/e990a883-f6c0-7993-ae17-47be8f999a74@acm.org/mbox/"},{"id":1513,"url":"https://patchwork.plctlab.org/api/1.2/patches/1513/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/","msgid":"<20220928211501.2647123-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2022-09-28T21:15:01","name":"[v2] btf: Add support to BTF_KIND_ENUM64 type","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928211501.2647123-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":1514,"url":"https://patchwork.plctlab.org/api/1.2/patches/1514/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/","msgid":"<20220928212634.1275032-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-28T21:26:34","name":"c++: Remove maybe-rvalue OR in implicit move","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928212634.1275032-1-polacek@redhat.com/mbox/"},{"id":1515,"url":"https://patchwork.plctlab.org/api/1.2/patches/1515/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/","msgid":"<20220928233554.2670010-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:35:54","name":"[committed] libstdc++: Make INVOKE refuse to create dangling references [PR70692]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233554.2670010-1-jwakely@redhat.com/mbox/"},{"id":1516,"url":"https://patchwork.plctlab.org/api/1.2/patches/1516/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/","msgid":"<20220928233634.2670028-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-28T23:36:34","name":"[committed] libstdc++: Disable volatile-qualified std::bind for C++20","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220928233634.2670028-1-jwakely@redhat.com/mbox/"},{"id":1517,"url":"https://patchwork.plctlab.org/api/1.2/patches/1517/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/","msgid":"<20220929050051.30330-1-hongtao.liu@intel.com>","list_archive_url":null,"date":"2022-09-29T05:00:51","name":"Check nonlinear iv in vect_can_advance_ivs_p.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929050051.30330-1-hongtao.liu@intel.com/mbox/"},{"id":1518,"url":"https://patchwork.plctlab.org/api/1.2/patches/1518/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T07:06:48","name":"driver, cppdefault: Unbreak bootstrap on Debian/Ubuntu [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVECKV7e5nDSA0S@tucnak/mbox/"},{"id":1519,"url":"https://patchwork.plctlab.org/api/1.2/patches/1519/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/","msgid":"<20220929091021.359477-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:21","name":"[COMMITED] ada: Fix checking of Refined_State with nested package renamings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091021.359477-1-poulhies@adacore.com/mbox/"},{"id":1520,"url":"https://patchwork.plctlab.org/api/1.2/patches/1520/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/","msgid":"<20220929091050.359634-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:10:50","name":"[COMMITED] ada: Improve efficiency of slice-of-component assignment","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091050.359634-1-poulhies@adacore.com/mbox/"},{"id":1521,"url":"https://patchwork.plctlab.org/api/1.2/patches/1521/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/","msgid":"<20220929091106.359762-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:06","name":"[COMMITED] ada: Further tweak new expansion of contracts","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091106.359762-1-poulhies@adacore.com/mbox/"},{"id":1522,"url":"https://patchwork.plctlab.org/api/1.2/patches/1522/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/","msgid":"<20220929091119.359856-1-poulhies@adacore.com>","list_archive_url":null,"date":"2022-09-29T09:11:19","name":"[COMMITED] ada: Remove duplicated doc comment section","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929091119.359856-1-poulhies@adacore.com/mbox/"},{"id":1523,"url":"https://patchwork.plctlab.org/api/1.2/patches/1523/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:01:43","name":"i386, rs6000, ia64, s390: Fix C++ ICEs with _Float64x or _Float128 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzVtB20h3jGKmYg1@tucnak/mbox/"},{"id":1524,"url":"https://patchwork.plctlab.org/api/1.2/patches/1524/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:28:05","name":"[v2,DOCS] changes: mentioned ignore -gz=zlib-gnu option","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a5569bd4-c7b5-8802-7a0b-4730a229a7e7@suse.cz/mbox/"},{"id":1525,"url":"https://patchwork.plctlab.org/api/1.2/patches/1525/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:35","name":"[01/17] aarch64: Rename AARCH64_ISA architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptleq2tqfs.fsf@arm.com/mbox/"},{"id":1526,"url":"https://patchwork.plctlab.org/api/1.2/patches/1526/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:39:46","name":"[02/17] aarch64: Rename AARCH64_FL architecture-level macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpth70qtqfh.fsf@arm.com/mbox/"},{"id":1528,"url":"https://patchwork.plctlab.org/api/1.2/patches/1528/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:02","name":"[03/17] aarch64: Rename AARCH64_FL_FOR_ARCH macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptczbetqf1.fsf@arm.com/mbox/"},{"id":1527,"url":"https://patchwork.plctlab.org/api/1.2/patches/1527/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:15","name":"[04/17] aarch64: Add \"V\" to aarch64-arches.def names","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt8rm2tqeo.fsf@arm.com/mbox/"},{"id":1529,"url":"https://patchwork.plctlab.org/api/1.2/patches/1529/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:28","name":"[05/17] aarch64: Small config.gcc cleanups","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt4jwqtqeb.fsf@arm.com/mbox/"},{"id":1531,"url":"https://patchwork.plctlab.org/api/1.2/patches/1531/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:41","name":"[06/17] aarch64: Avoid redundancy in aarch64-cores.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptzgeisbti.fsf@arm.com/mbox/"},{"id":1530,"url":"https://patchwork.plctlab.org/api/1.2/patches/1530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:40:53","name":"[07/17] aarch64: Remove AARCH64_FL_RCPC8_4 [PR107025]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptv8p6sbt6.fsf@arm.com/mbox/"},{"id":1534,"url":"https://patchwork.plctlab.org/api/1.2/patches/1534/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:06","name":"[08/17] aarch64: Fix transitive closure of features","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptr0zusbst.fsf@arm.com/mbox/"},{"id":1532,"url":"https://patchwork.plctlab.org/api/1.2/patches/1532/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:18","name":"[09/17] aarch64: Reorder an entry in aarch64-option-extensions.def","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptmtaisbsh.fsf@arm.com/mbox/"},{"id":1536,"url":"https://patchwork.plctlab.org/api/1.2/patches/1536/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:33","name":"[10/17] aarch64: Simplify feature definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6sbs2.fsf@arm.com/mbox/"},{"id":1539,"url":"https://patchwork.plctlab.org/api/1.2/patches/1539/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:45","name":"[11/17] aarch64: Simplify generation of .arch strings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptedvusbrq.fsf@arm.com/mbox/"},{"id":1533,"url":"https://patchwork.plctlab.org/api/1.2/patches/1533/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:41:57","name":"[12/17] aarch64: Avoid std::string in static data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpta66isbre.fsf@arm.com/mbox/"},{"id":1540,"url":"https://patchwork.plctlab.org/api/1.2/patches/1540/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:09","name":"[13/17] aarch64: Tweak constness of option-related data","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt5yh6sbr2.fsf@arm.com/mbox/"},{"id":1537,"url":"https://patchwork.plctlab.org/api/1.2/patches/1537/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:29","name":"[14/17] aarch64: Make more use of aarch64_feature_flags","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpt1qrusbqi.fsf@arm.com/mbox/"},{"id":1535,"url":"https://patchwork.plctlab.org/api/1.2/patches/1535/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:41","name":"[15/17] aarch64: Tweak contents of flags_on/off fields","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptwn9mqx5q.fsf@arm.com/mbox/"},{"id":1538,"url":"https://patchwork.plctlab.org/api/1.2/patches/1538/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:42:53","name":"[16/17] aarch64: Tweak handling of -mgeneral-regs-only","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptsfkaqx5e.fsf@arm.com/mbox/"},{"id":1541,"url":"https://patchwork.plctlab.org/api/1.2/patches/1541/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:43:06","name":"[17/17] aarch64: Remove redundant TARGET_* checks","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mpto7uyqx51.fsf@arm.com/mbox/"},{"id":1542,"url":"https://patchwork.plctlab.org/api/1.2/patches/1542/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T10:44:09","name":"[pushed] data-ref: Fix ranges_maybe_overlap_p test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/mptill6qx3a.fsf@arm.com/mbox/"},{"id":1543,"url":"https://patchwork.plctlab.org/api/1.2/patches/1543/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/","msgid":"<20220929110723.277330-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-29T11:07:23","name":"[Unfinished] Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929110723.277330-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1544,"url":"https://patchwork.plctlab.org/api/1.2/patches/1544/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/","msgid":"<31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org>","list_archive_url":null,"date":"2022-09-29T11:43:38","name":"c++: import/export NTTP objects","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/31defc3d-cc4f-f42f-8f7e-a2272998513e@acm.org/mbox/"},{"id":1545,"url":"https://patchwork.plctlab.org/api/1.2/patches/1545/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/","msgid":"<20220929115423.2725537-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-29T11:54:23","name":"[committed] libstdc++: Guard use of new built-in with __has_builtin","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929115423.2725537-1-jwakely@redhat.com/mbox/"},{"id":1546,"url":"https://patchwork.plctlab.org/api/1.2/patches/1546/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/","msgid":"<20220929144912.21826-1-soeren@soeren-tempel.net>","list_archive_url":null,"date":"2022-09-29T14:49:12","name":"libgo: use _off_t for mmap offset argument","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929144912.21826-1-soeren@soeren-tempel.net/mbox/"},{"id":1548,"url":"https://patchwork.plctlab.org/api/1.2/patches/1548/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/","msgid":"<20220929145727.269135-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-29T14:57:27","name":"testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145727.269135-1-christophe.lyon@arm.com/mbox/"},{"id":1547,"url":"https://patchwork.plctlab.org/api/1.2/patches/1547/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/","msgid":"<20220929145740.4846-1-shorne@gmail.com>","list_archive_url":null,"date":"2022-09-29T14:57:40","name":"or1k: Only define TARGET_HAVE_TLS when HAVE_AS_TLS","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929145740.4846-1-shorne@gmail.com/mbox/"},{"id":1549,"url":"https://patchwork.plctlab.org/api/1.2/patches/1549/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/","msgid":"<20220929150504.829703-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-29T15:05:04","name":"[RFC] c++: streamline process for adding new builtin trait","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929150504.829703-1-ppalka@redhat.com/mbox/"},{"id":1550,"url":"https://patchwork.plctlab.org/api/1.2/patches/1550/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:45:38","name":"[12/15,V2] arm: implement bti injection","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/gkrk05mi3q5.fsf_-_@arm.com/mbox/"},{"id":1551,"url":"https://patchwork.plctlab.org/api/1.2/patches/1551/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-29T15:55:50","name":"[RFC] c++, i386, arm, aarch64, libgcc: std::bfloat16_t and __bf16 arithmetic support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzXABvJX2wl3gHkK@tucnak/mbox/"},{"id":1552,"url":"https://patchwork.plctlab.org/api/1.2/patches/1552/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T16:29:42","name":"[committed] amdgcn: remove unused variable","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b9f3e89e-afcb-84b4-7eba-6d029f627012@codesourcery.com/mbox/"},{"id":1553,"url":"https://patchwork.plctlab.org/api/1.2/patches/1553/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929173809.2234264-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T17:38:10","name":"testsuite: /dev/null is not accessible on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929173809.2234264-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1554,"url":"https://patchwork.plctlab.org/api/1.2/patches/1554/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/","msgid":"<20220929174956.1915381-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:49:56","name":"[pushed] c++: reduce temporaries in ?:","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929174956.1915381-1-jason@redhat.com/mbox/"},{"id":1555,"url":"https://patchwork.plctlab.org/api/1.2/patches/1555/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/","msgid":"<20220929175047.1915926-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:50:47","name":"[pushed] c++: fix class-valued ?: extension","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175047.1915926-1-jason@redhat.com/mbox/"},{"id":1556,"url":"https://patchwork.plctlab.org/api/1.2/patches/1556/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/","msgid":"<20220929175120.1916164-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T17:51:20","name":"[pushed] c++: check DECL_INITIAL for constexpr","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929175120.1916164-1-jason@redhat.com/mbox/"},{"id":1557,"url":"https://patchwork.plctlab.org/api/1.2/patches/1557/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/","msgid":"<20220929180710.2235253-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-29T18:07:11","name":"testsuite: Windows reports errors with CreateProcess","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929180710.2235253-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1558,"url":"https://patchwork.plctlab.org/api/1.2/patches/1558/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/","msgid":"<20220929191120.1938729-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-29T19:11:20","name":"[pushed] c++: fix triviality of class with unsatisfied op=","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929191120.1938729-1-jason@redhat.com/mbox/"},{"id":1559,"url":"https://patchwork.plctlab.org/api/1.2/patches/1559/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/","msgid":"<81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com>","list_archive_url":null,"date":"2022-09-29T22:10:28","name":"diagnostics: Fix virtual location for -Wuninitialized [PR69543]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/81f46d99de6ed37b7a65914d743d996a3a39ea9f.1664489390.git.lhyatt@gmail.com/mbox/"},{"id":1560,"url":"https://patchwork.plctlab.org/api/1.2/patches/1560/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:34:52","name":"PR tree-optimization/102892 - Remove undefined behaviour from testcase.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/a85abdd6-5261-49b2-2fbc-6a26644625c1@redhat.com/mbox/"},{"id":1561,"url":"https://patchwork.plctlab.org/api/1.2/patches/1561/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/","msgid":"<16763009-abeb-5785-80fc-40cd755fef0c@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:35:09","name":"Audit op1_range and op2_range for undefined LHS.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/16763009-abeb-5785-80fc-40cd755fef0c@redhat.com/mbox/"},{"id":1562,"url":"https://patchwork.plctlab.org/api/1.2/patches/1562/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:35:32","name":"Move class value_relation the header file.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b8178ef8-4fc8-f7c3-80fa-1af995c23d3c@redhat.com/mbox/"},{"id":1563,"url":"https://patchwork.plctlab.org/api/1.2/patches/1563/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:01","name":"Track value_relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f55e35d6-332a-87ec-145f-493010748ff8@redhat.com/mbox/"},{"id":1564,"url":"https://patchwork.plctlab.org/api/1.2/patches/1564/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-09-29T22:36:53","name":"Refine ranges using relations in GORI.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/f8fde85d-7758-a00e-0cd5-da3283d70189@redhat.com/mbox/"},{"id":1565,"url":"https://patchwork.plctlab.org/api/1.2/patches/1565/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/","msgid":"<9b234c9a-5020-c97c-c379-877c4c018293@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:38:10","name":"Process unsigned overflow relations for plus and minus in range-ops.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/9b234c9a-5020-c97c-c379-877c4c018293@redhat.com/mbox/"},{"id":1566,"url":"https://patchwork.plctlab.org/api/1.2/patches/1566/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/","msgid":"<20220929224945.90798-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-09-29T22:49:45","name":"c-family: ICE with [[gnu::nocf_check]] [PR106937]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220929224945.90798-1-polacek@redhat.com/mbox/"},{"id":1567,"url":"https://patchwork.plctlab.org/api/1.2/patches/1567/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/","msgid":"","list_archive_url":null,"date":"2022-09-29T23:00:30","name":"[committed] c: C2x noreturn attribute","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/alpine.DEB.2.22.394.2209292259440.527883@digraph.polyomino.org.uk/mbox/"},{"id":1568,"url":"https://patchwork.plctlab.org/api/1.2/patches/1568/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/","msgid":"<20220930012822.1994426-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T01:28:22","name":"[pushed] c++: reduce redundant TARGET_EXPR","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930012822.1994426-1-jason@redhat.com/mbox/"},{"id":1569,"url":"https://patchwork.plctlab.org/api/1.2/patches/1569/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/","msgid":"<20220930020523.21483-1-kito.cheng@sifive.com>","list_archive_url":null,"date":"2022-09-30T02:05:23","name":"RISC-V: Support --target-help for -mcpu/-mtune","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930020523.21483-1-kito.cheng@sifive.com/mbox/"},{"id":1570,"url":"https://patchwork.plctlab.org/api/1.2/patches/1570/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T06:28:01","name":"Emit discriminators for inlined call sites.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CY5PR21MB3542346DCE5393A1BEDAB13E91569@CY5PR21MB3542.namprd21.prod.outlook.com/mbox/"},{"id":1571,"url":"https://patchwork.plctlab.org/api/1.2/patches/1571/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/","msgid":"<20220930065816.170458-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T06:58:16","name":"RISC-V: Introduce RVV header to enable builtin types","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930065816.170458-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1572,"url":"https://patchwork.plctlab.org/api/1.2/patches/1572/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T07:20:30","name":"fixincludes: Deal also with the _Float128x cases [PR107059]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzaYvq2n3/u8oVLd@tucnak/mbox/"},{"id":1574,"url":"https://patchwork.plctlab.org/api/1.2/patches/1574/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/","msgid":"<20220930080033.70151-1-juzhe.zhong@rivai.ai>","list_archive_url":null,"date":"2022-09-30T08:00:33","name":"Add first-order recurrence autovectorization","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930080033.70151-1-juzhe.zhong@rivai.ai/mbox/"},{"id":1575,"url":"https://patchwork.plctlab.org/api/1.2/patches/1575/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/","msgid":"<1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T08:00:49","name":"install.texi: gcn - update llvm reqirements, gcn/nvptx - newlib use version","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/1055cfc9-3358-4d11-ed90-f33ec8b8423e@codesourcery.com/mbox/"},{"id":1576,"url":"https://patchwork.plctlab.org/api/1.2/patches/1576/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930081806.2252641-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T08:18:06","name":"testsuite: Colon is reserved on Windows","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930081806.2252641-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1587,"url":"https://patchwork.plctlab.org/api/1.2/patches/1587/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/","msgid":"<6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com>","list_archive_url":null,"date":"2022-09-30T10:41:19","name":"Fortran: Update use_device_ptr for OpenMP 5.1 [PR105318]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6005cea4-c89e-0c31-1c61-d322dcf072e7@codesourcery.com/mbox/"},{"id":1588,"url":"https://patchwork.plctlab.org/api/1.2/patches/1588/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/","msgid":"<20220930105003.7C8A813776@imap2.suse-dmz.suse.de>","list_archive_url":null,"date":"2022-09-30T10:50:03","name":"tree-optimization/107095 - fix typo in .MASK_STORE DSE handling","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930105003.7C8A813776@imap2.suse-dmz.suse.de/mbox/"},{"id":1589,"url":"https://patchwork.plctlab.org/api/1.2/patches/1589/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/","msgid":"<20220930111938.354664-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-09-30T11:19:38","name":"[v2] testsuite: [arm] Relax expected register names in MVE tests","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930111938.354664-1-christophe.lyon@arm.com/mbox/"},{"id":1595,"url":"https://patchwork.plctlab.org/api/1.2/patches/1595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/","msgid":"<20220930134620.106589-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T13:46:20","name":"[committed] libstdc++: Add missing include to ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930134620.106589-1-jwakely@redhat.com/mbox/"},{"id":1597,"url":"https://patchwork.plctlab.org/api/1.2/patches/1597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930153845.2268381-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T15:38:46","name":"testsuite: Windows paths use \\ and not /","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930153845.2268381-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1598,"url":"https://patchwork.plctlab.org/api/1.2/patches/1598/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/","msgid":"<20220930162212.2270178-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-09-30T16:22:13","name":"[v3] testsuite: Only run test on target if VMA == LMA","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930162212.2270178-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":1599,"url":"https://patchwork.plctlab.org/api/1.2/patches/1599/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T16:37:58","name":"openmp: Add begin declare target support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/YzcbZogl8uzaBpc6@tucnak/mbox/"},{"id":1600,"url":"https://patchwork.plctlab.org/api/1.2/patches/1600/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/","msgid":"<20220930164556.1198044-2-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:47","name":"[01/10] libstdc++: Make _GLIBCXX_HOSTED respect -ffreestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-2-arsen@aarsen.me/mbox/"},{"id":1602,"url":"https://patchwork.plctlab.org/api/1.2/patches/1602/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/","msgid":"<20220930164556.1198044-3-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:48","name":"[02/10] libstdc++: Filter out unconditional default include","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-3-arsen@aarsen.me/mbox/"},{"id":1603,"url":"https://patchwork.plctlab.org/api/1.2/patches/1603/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/","msgid":"<20220930164556.1198044-4-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:49","name":"[03/10] libstdc++: Adjust precompiled headers for freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-4-arsen@aarsen.me/mbox/"},{"id":1606,"url":"https://patchwork.plctlab.org/api/1.2/patches/1606/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/","msgid":"<20220930164556.1198044-5-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:50","name":"[04/10] libstdc++: Mark headers that must be hosted as such [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-5-arsen@aarsen.me/mbox/"},{"id":1601,"url":"https://patchwork.plctlab.org/api/1.2/patches/1601/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/","msgid":"<20220930164556.1198044-6-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:51","name":"[05/10] c-family: Implement new `int main'\'' semantics in freestanding","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-6-arsen@aarsen.me/mbox/"},{"id":1604,"url":"https://patchwork.plctlab.org/api/1.2/patches/1604/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/","msgid":"<20220930164556.1198044-7-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:52","name":"[06/10] libstdc++: Rework how freestanding install works [PR106953]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-7-arsen@aarsen.me/mbox/"},{"id":1609,"url":"https://patchwork.plctlab.org/api/1.2/patches/1609/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/","msgid":"<20220930164556.1198044-8-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:53","name":"[07/10] libstdc++: Make some tests work on freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-8-arsen@aarsen.me/mbox/"},{"id":1605,"url":"https://patchwork.plctlab.org/api/1.2/patches/1605/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/","msgid":"<20220930164556.1198044-9-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:54","name":"[08/10] libstdc++: Add effective-target '\''hosted'\'' for testsuite [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-9-arsen@aarsen.me/mbox/"},{"id":1607,"url":"https://patchwork.plctlab.org/api/1.2/patches/1607/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/","msgid":"<20220930164556.1198044-10-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:55","name":"[09/10] libstdc++: Re-enable std::hash in freestanding [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-10-arsen@aarsen.me/mbox/"},{"id":1608,"url":"https://patchwork.plctlab.org/api/1.2/patches/1608/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/","msgid":"<20220930164556.1198044-11-arsen@aarsen.me>","list_archive_url":null,"date":"2022-09-30T16:45:56","name":"[10/10] libstdc++: Disable hosted-only tests [PR103626]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930164556.1198044-11-arsen@aarsen.me/mbox/"},{"id":1610,"url":"https://patchwork.plctlab.org/api/1.2/patches/1610/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/","msgid":"","list_archive_url":null,"date":"2022-09-30T17:13:42","name":"arm, aarch64, csky: Fix C++ ICEs with _Float16 and __fp16 [PR107080]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Yzcjxp+y+yXlUO8y@tucnak/mbox/"},{"id":1611,"url":"https://patchwork.plctlab.org/api/1.2/patches/1611/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/","msgid":"<20220930172019.1459433-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-09-30T17:20:19","name":"c++: make some cp_trait_kind switch statements exhaustive","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930172019.1459433-1-ppalka@redhat.com/mbox/"},{"id":1613,"url":"https://patchwork.plctlab.org/api/1.2/patches/1613/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/","msgid":"<20220930205708.170313-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:08","name":"[committed] libstdc++: Remove non-standard public members in std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205708.170313-1-jwakely@redhat.com/mbox/"},{"id":1612,"url":"https://patchwork.plctlab.org/api/1.2/patches/1612/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/","msgid":"<20220930205713.170346-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:13","name":"[committed] libstdc++: Optimize operator>> for std::bitset","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205713.170346-1-jwakely@redhat.com/mbox/"},{"id":1614,"url":"https://patchwork.plctlab.org/api/1.2/patches/1614/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/","msgid":"<20220930205717.170362-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-09-30T20:57:17","name":"[committed] libstdc++: Remove dependency from std::bitset::to_ulong() test","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930205717.170362-1-jwakely@redhat.com/mbox/"},{"id":1615,"url":"https://patchwork.plctlab.org/api/1.2/patches/1615/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/","msgid":"<20220930220623.2161990-1-jason@redhat.com>","list_archive_url":null,"date":"2022-09-30T22:06:23","name":"[RFC] c++: fix broken conversion in coroutines","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20220930220623.2161990-1-jason@redhat.com/mbox/"},{"id":1616,"url":"https://patchwork.plctlab.org/api/1.2/patches/1616/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/","msgid":"<44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:05:47","name":"[committed] Minor cleanup/prep in DOM","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/44815a60-2cd4-9408-64a9-d718163bca71@ventanamicro.com/mbox/"},{"id":1617,"url":"https://patchwork.plctlab.org/api/1.2/patches/1617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/","msgid":"<6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com>","list_archive_url":null,"date":"2022-09-30T23:32:34","name":"[committed] More gimple const/copy propagation opportunities","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/6baf42b9-0534-dc81-7a54-11317c732a68@ventanamicro.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-09/mbox/"},{"id":10,"url":"https://patchwork.plctlab.org/api/1.2/bundles/10/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"gcc-patch_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13283,"url":"https://patchwork.plctlab.org/api/1.2/patches/13283/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T15:33:42","name":"[ada] fix libgnat build on x86_64-linux-gnux32 with glibc <= 2.31","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/c12f3e33-3ccc-4c78-20b1-6e64049d74dc@ubuntu.com/mbox/"},{"id":13294,"url":"https://patchwork.plctlab.org/api/1.2/patches/13294/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/","msgid":"<20221031154529.3627576-2-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:56","name":"[v7,01/34] Add and restructure function declaration macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-2-gnu@danielengel.com/mbox/"},{"id":13298,"url":"https://patchwork.plctlab.org/api/1.2/patches/13298/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/","msgid":"<20221031154529.3627576-3-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:57","name":"[v7,02/34] Rename THUMB_FUNC_START to THUMB_FUNC_ENTRY","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-3-gnu@danielengel.com/mbox/"},{"id":13302,"url":"https://patchwork.plctlab.org/api/1.2/patches/13302/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/","msgid":"<20221031154529.3627576-4-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:58","name":"[v7,03/34] Fix syntax warnings on conditional instructions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-4-gnu@danielengel.com/mbox/"},{"id":13295,"url":"https://patchwork.plctlab.org/api/1.2/patches/13295/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/","msgid":"<20221031154529.3627576-5-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:44:59","name":"[v7,04/34] Reorganize LIB1ASMFUNCS object wrapper macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-5-gnu@danielengel.com/mbox/"},{"id":13299,"url":"https://patchwork.plctlab.org/api/1.2/patches/13299/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/","msgid":"<20221031154529.3627576-6-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:00","name":"[v7,05/34] Add the __HAVE_FEATURE_IT and IT() macros","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-6-gnu@danielengel.com/mbox/"},{"id":13297,"url":"https://patchwork.plctlab.org/api/1.2/patches/13297/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/","msgid":"<20221031154529.3627576-7-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:01","name":"[v7,06/34] Refactor '\''clz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-7-gnu@danielengel.com/mbox/"},{"id":13296,"url":"https://patchwork.plctlab.org/api/1.2/patches/13296/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/","msgid":"<20221031154529.3627576-8-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:02","name":"[v7,07/34] Refactor '\''ctz'\'' functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-8-gnu@danielengel.com/mbox/"},{"id":13301,"url":"https://patchwork.plctlab.org/api/1.2/patches/13301/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/","msgid":"<20221031154529.3627576-9-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:03","name":"[v7,08/34] Refactor 64-bit shift functions into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-9-gnu@danielengel.com/mbox/"},{"id":13303,"url":"https://patchwork.plctlab.org/api/1.2/patches/13303/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/","msgid":"<20221031154529.3627576-10-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:04","name":"[v7,09/34] Import '\''clz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-10-gnu@danielengel.com/mbox/"},{"id":13305,"url":"https://patchwork.plctlab.org/api/1.2/patches/13305/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/","msgid":"<20221031154529.3627576-11-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:05","name":"[v7,10/34] Import '\''ctz'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-11-gnu@danielengel.com/mbox/"},{"id":13307,"url":"https://patchwork.plctlab.org/api/1.2/patches/13307/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/","msgid":"<20221031154529.3627576-12-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:06","name":"[v7,11/34] Import 64-bit shift functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-12-gnu@danielengel.com/mbox/"},{"id":13310,"url":"https://patchwork.plctlab.org/api/1.2/patches/13310/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/","msgid":"<20221031154529.3627576-13-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:07","name":"[v7,12/34] Import '\''clrsb'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-13-gnu@danielengel.com/mbox/"},{"id":13308,"url":"https://patchwork.plctlab.org/api/1.2/patches/13308/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/","msgid":"<20221031154529.3627576-14-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:08","name":"[v7,13/34] Import '\''ffs'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-14-gnu@danielengel.com/mbox/"},{"id":13313,"url":"https://patchwork.plctlab.org/api/1.2/patches/13313/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/","msgid":"<20221031154529.3627576-15-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:09","name":"[v7,14/34] Import '\''parity'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-15-gnu@danielengel.com/mbox/"},{"id":13300,"url":"https://patchwork.plctlab.org/api/1.2/patches/13300/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/","msgid":"<20221031154529.3627576-16-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:10","name":"[v7,15/34] Import '\''popcnt'\'' functions from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-16-gnu@danielengel.com/mbox/"},{"id":13311,"url":"https://patchwork.plctlab.org/api/1.2/patches/13311/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/","msgid":"<20221031154529.3627576-17-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:11","name":"[v7,16/34] Refactor Thumb-1 64-bit comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-17-gnu@danielengel.com/mbox/"},{"id":13304,"url":"https://patchwork.plctlab.org/api/1.2/patches/13304/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/","msgid":"<20221031154529.3627576-18-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:12","name":"[v7,17/34] Import 64-bit comparison from CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-18-gnu@danielengel.com/mbox/"},{"id":13309,"url":"https://patchwork.plctlab.org/api/1.2/patches/13309/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/","msgid":"<20221031154529.3627576-19-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:13","name":"[v7,18/34] Merge Thumb-2 optimizations for 64-bit comparison","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-19-gnu@danielengel.com/mbox/"},{"id":13314,"url":"https://patchwork.plctlab.org/api/1.2/patches/13314/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/","msgid":"<20221031154529.3627576-20-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:14","name":"[v7,19/34] Import 32-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-20-gnu@danielengel.com/mbox/"},{"id":13319,"url":"https://patchwork.plctlab.org/api/1.2/patches/13319/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/","msgid":"<20221031154529.3627576-21-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:15","name":"[v7,20/34] Refactor Thumb-1 64-bit division into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-21-gnu@danielengel.com/mbox/"},{"id":13312,"url":"https://patchwork.plctlab.org/api/1.2/patches/13312/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/","msgid":"<20221031154529.3627576-22-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:16","name":"[v7,21/34] Import 64-bit division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-22-gnu@danielengel.com/mbox/"},{"id":13315,"url":"https://patchwork.plctlab.org/api/1.2/patches/13315/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/","msgid":"<20221031154529.3627576-23-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:17","name":"[v7,22/34] Import integer multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-23-gnu@danielengel.com/mbox/"},{"id":13321,"url":"https://patchwork.plctlab.org/api/1.2/patches/13321/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/","msgid":"<20221031154529.3627576-24-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:18","name":"[v7,23/34] Refactor Thumb-1 float comparison into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-24-gnu@danielengel.com/mbox/"},{"id":13318,"url":"https://patchwork.plctlab.org/api/1.2/patches/13318/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/","msgid":"<20221031154529.3627576-25-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:19","name":"[v7,24/34] Import float comparison from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-25-gnu@danielengel.com/mbox/"},{"id":13316,"url":"https://patchwork.plctlab.org/api/1.2/patches/13316/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/","msgid":"<20221031154529.3627576-26-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:20","name":"[v7,25/34] Refactor Thumb-1 float subtraction into a new file","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-26-gnu@danielengel.com/mbox/"},{"id":13323,"url":"https://patchwork.plctlab.org/api/1.2/patches/13323/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/","msgid":"<20221031154529.3627576-27-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:21","name":"[v7,26/34] Import float addition and subtraction from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-27-gnu@danielengel.com/mbox/"},{"id":13328,"url":"https://patchwork.plctlab.org/api/1.2/patches/13328/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/","msgid":"<20221031154529.3627576-28-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:22","name":"[v7,27/34] Import float multiplication from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-28-gnu@danielengel.com/mbox/"},{"id":13329,"url":"https://patchwork.plctlab.org/api/1.2/patches/13329/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/","msgid":"<20221031154529.3627576-29-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:23","name":"[v7,28/34] Import float division from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-29-gnu@danielengel.com/mbox/"},{"id":13332,"url":"https://patchwork.plctlab.org/api/1.2/patches/13332/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/","msgid":"<20221031154529.3627576-30-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:24","name":"[v7,29/34] Import integer-to-float conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-30-gnu@danielengel.com/mbox/"},{"id":13334,"url":"https://patchwork.plctlab.org/api/1.2/patches/13334/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/","msgid":"<20221031154529.3627576-31-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:25","name":"[v7,30/34] Import float-to-integer conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-31-gnu@danielengel.com/mbox/"},{"id":13330,"url":"https://patchwork.plctlab.org/api/1.2/patches/13330/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/","msgid":"<20221031154529.3627576-32-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:26","name":"[v7,31/34] Import float<->double conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-32-gnu@danielengel.com/mbox/"},{"id":13335,"url":"https://patchwork.plctlab.org/api/1.2/patches/13335/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/","msgid":"<20221031154529.3627576-33-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:27","name":"[v7,32/34] Import float<->__fp16 conversion from the CM0 library","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-33-gnu@danielengel.com/mbox/"},{"id":13327,"url":"https://patchwork.plctlab.org/api/1.2/patches/13327/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/","msgid":"<20221031154529.3627576-34-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:28","name":"[v7,33/34] Drop single-precision Thumb-1 soft-float functions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-34-gnu@danielengel.com/mbox/"},{"id":13336,"url":"https://patchwork.plctlab.org/api/1.2/patches/13336/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/","msgid":"<20221031154529.3627576-35-gnu@danielengel.com>","list_archive_url":null,"date":"2022-10-31T15:45:29","name":"[v7,34/34] Add -mpure-code support to the CM0 functions.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031154529.3627576-35-gnu@danielengel.com/mbox/"},{"id":13412,"url":"https://patchwork.plctlab.org/api/1.2/patches/13412/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/","msgid":"<20221031190742.2116564-1-dmalcolm@redhat.com>","list_archive_url":null,"date":"2022-10-31T19:07:42","name":"c, analyzer: support named constants in analyzer [PR106302]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031190742.2116564-1-dmalcolm@redhat.com/mbox/"},{"id":13431,"url":"https://patchwork.plctlab.org/api/1.2/patches/13431/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/","msgid":"<20221031203310.852924-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-10-31T20:33:10","name":"libstdc++: Implement ranges::as_rvalue_view from P2446R2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031203310.852924-1-ppalka@redhat.com/mbox/"},{"id":13440,"url":"https://patchwork.plctlab.org/api/1.2/patches/13440/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/","msgid":"<20221031210618.695953-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T21:06:18","name":"x86: Track converted/skipped registers in STV","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221031210618.695953-1-hjl.tools@gmail.com/mbox/"},{"id":13491,"url":"https://patchwork.plctlab.org/api/1.2/patches/13491/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T01:20:40","name":"[wwwdocs,GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/DM4PR11MB5487305F99BDE4F531490D69EC369@DM4PR11MB5487.namprd11.prod.outlook.com/mbox/"},{"id":13492,"url":"https://patchwork.plctlab.org/api/1.2/patches/13492/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/","msgid":"<20221101012344.1456215-1-jason@redhat.com>","list_archive_url":null,"date":"2022-11-01T01:23:44","name":"[pushed] c++: set TREE_NOTHROW after genericize","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101012344.1456215-1-jason@redhat.com/mbox/"},{"id":13530,"url":"https://patchwork.plctlab.org/api/1.2/patches/13530/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/","msgid":"<20221101061915.1677615-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T06:19:15","name":"[v2] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101061915.1677615-1-chenglulu@loongson.cn/mbox/"},{"id":13583,"url":"https://patchwork.plctlab.org/api/1.2/patches/13583/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T09:36:40","name":"libstdc++: std::from_chars std::{,b}float16_t support","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2DoqF9dtrknNICD@tucnak/mbox/"},{"id":13594,"url":"https://patchwork.plctlab.org/api/1.2/patches/13594/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/","msgid":"<20221101094525.CD8F533E65@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:45:22","name":"[committed] wwwdocs: projects/tree-ssa: Adjust mark up","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094525.CD8F533E65@hamza.pair.com/mbox/"},{"id":13595,"url":"https://patchwork.plctlab.org/api/1.2/patches/13595/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/","msgid":"<20221101094640.E321433E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:46:38","name":"[committed] wwwdocs: readings: Remove ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094640.E321433E61@hamza.pair.com/mbox/"},{"id":13597,"url":"https://patchwork.plctlab.org/api/1.2/patches/13597/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/","msgid":"<20221101094858.CC1B233E61@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T09:48:56","name":"[committed] wwwdocs: codingconventions: Move two links to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101094858.CC1B233E61@hamza.pair.com/mbox/"},{"id":13617,"url":"https://patchwork.plctlab.org/api/1.2/patches/13617/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T10:23:18","name":"c++: Reorganize per-scope lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b94b0feb-c5f9-430b-1911-182faa10fe79@acm.org/mbox/"},{"id":13630,"url":"https://patchwork.plctlab.org/api/1.2/patches/13630/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/","msgid":"<20221101111831.390F033E63@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T11:18:24","name":"[committed] wwwdocs: *: Remove extraneous whitespaces around headings","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101111831.390F033E63@hamza.pair.com/mbox/"},{"id":13638,"url":"https://patchwork.plctlab.org/api/1.2/patches/13638/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/","msgid":"<20221101120102.DDB8833E4C@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:01:00","name":"[committed] wwwdocs: codingconventions: Properly link to flake8","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120102.DDB8833E4C@hamza.pair.com/mbox/"},{"id":13639,"url":"https://patchwork.plctlab.org/api/1.2/patches/13639/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/","msgid":"<20221101120444.412376-1-chenglulu@loongson.cn>","list_archive_url":null,"date":"2022-11-01T12:04:45","name":"[v3] LoongArch: Optimize immediate load.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120444.412376-1-chenglulu@loongson.cn/mbox/"},{"id":13640,"url":"https://patchwork.plctlab.org/api/1.2/patches/13640/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/","msgid":"<20221101120535.7CC5733E13@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:05:33","name":"[committed] wwwdocs: gcc-4.4: Switch www.open-std.org to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120535.7CC5733E13@hamza.pair.com/mbox/"},{"id":13643,"url":"https://patchwork.plctlab.org/api/1.2/patches/13643/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/","msgid":"<20221101120952.60F9933E4A@hamza.pair.com>","list_archive_url":null,"date":"2022-11-01T12:09:50","name":"[committed] wwwdocs: readings: Switch sourceforge.net sub-sites to https","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101120952.60F9933E4A@hamza.pair.com/mbox/"},{"id":13644,"url":"https://patchwork.plctlab.org/api/1.2/patches/13644/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-01T12:18:05","name":"libstdc++: Shortest denormal hex std::to_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2EOfVFPvNucL8ht@tucnak/mbox/"},{"id":13655,"url":"https://patchwork.plctlab.org/api/1.2/patches/13655/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T13:08:18","name":"[AArch64] Cleanup move immediate code","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/PAWPR08MB8982542953A831514A369D9883369@PAWPR08MB8982.eurprd08.prod.outlook.com/mbox/"},{"id":13656,"url":"https://patchwork.plctlab.org/api/1.2/patches/13656/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/","msgid":"<92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:11","name":"[COMMITTED] Irange::intersect with nonzero bits can indicate change incorrectly.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/92fa3f27-cfe1-c1f5-6796-365d548159bb@redhat.com/mbox/"},{"id":13657,"url":"https://patchwork.plctlab.org/api/1.2/patches/13657/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/","msgid":"<052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:19:27","name":"[COMMITTED] Allow ranger queries on exit block.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/052c0ba5-79fc-ad55-bfa9-38b5b3394e11@redhat.com/mbox/"},{"id":13658,"url":"https://patchwork.plctlab.org/api/1.2/patches/13658/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/","msgid":"<3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:20:00","name":"[COMMITTED] Remove builtin_unreachable in ranger VRP.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3e171105-8cae-e91d-ecc5-87c534b18cc1@redhat.com/mbox/"},{"id":13681,"url":"https://patchwork.plctlab.org/api/1.2/patches/13681/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/","msgid":"<100da11f-424c-71e0-1275-f161b94ffa46@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:58:00","name":"[COMMITTED] Make ranger the vrp1 default.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/100da11f-424c-71e0-1275-f161b94ffa46@redhat.com/mbox/"},{"id":13682,"url":"https://patchwork.plctlab.org/api/1.2/patches/13682/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/","msgid":"<20221101135941.444266-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-01T13:59:41","name":"doc: Remove outdated reference to \"core\" and front-end downloads","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101135941.444266-1-jwakely@redhat.com/mbox/"},{"id":13759,"url":"https://patchwork.plctlab.org/api/1.2/patches/13759/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/","msgid":"<20221101162637.14238-2-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:36","name":"[1/2] i386: correct x87&SSE division modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-2-amonakov@ispras.ru/mbox/"},{"id":13760,"url":"https://patchwork.plctlab.org/api/1.2/patches/13760/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/","msgid":"<20221101162637.14238-3-amonakov@ispras.ru>","list_archive_url":null,"date":"2022-11-01T16:26:37","name":"[2/2] i386: correct x87&SSE multiplication modeling in znver.md","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101162637.14238-3-amonakov@ispras.ru/mbox/"},{"id":13802,"url":"https://patchwork.plctlab.org/api/1.2/patches/13802/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/","msgid":"<20221101170156.52672-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T17:01:56","name":"c++: Disable -Wignored-qualifiers for template args [PR107492]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101170156.52672-1-polacek@redhat.com/mbox/"},{"id":13813,"url":"https://patchwork.plctlab.org/api/1.2/patches/13813/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T17:25:13","name":"[v2] RISC-V modified add3 for large stack frame optimization [PR105733]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/CALkvSf8rorVfVRwvYixbH7uJ8W1Fzc90Jf0G9ruO_3e=XUmOZA@mail.gmail.com/mbox/"},{"id":13829,"url":"https://patchwork.plctlab.org/api/1.2/patches/13829/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T18:04:38","name":"[COMMITTED] PR tree-optimization/107497 - Make sure ssa-name is valid.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/bc4dfa6e-997a-cdd1-4370-1d0ebc0363fd@redhat.com/mbox/"},{"id":13838,"url":"https://patchwork.plctlab.org/api/1.2/patches/13838/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/","msgid":"<20221101182537.50407-1-aldyh@redhat.com>","list_archive_url":null,"date":"2022-11-01T18:25:37","name":"[COMMITTED,PR,tree-optimization/107490] Handle NANs in op[12]_range.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101182537.50407-1-aldyh@redhat.com/mbox/"},{"id":13899,"url":"https://patchwork.plctlab.org/api/1.2/patches/13899/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/","msgid":"<20221101213029.940043-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-01T21:30:29","name":"libstdc++: Fix ERANGE behavior for fallback FP std::from_chars","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101213029.940043-1-ppalka@redhat.com/mbox/"},{"id":13900,"url":"https://patchwork.plctlab.org/api/1.2/patches/13900/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/","msgid":"","list_archive_url":null,"date":"2022-11-01T21:46:45","name":"c++: per-scope, per-signature lambda discriminators","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/b3cc7fc1-9fdb-4693-07e6-e6f356cf6b2c@acm.org/mbox/"},{"id":13922,"url":"https://patchwork.plctlab.org/api/1.2/patches/13922/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/","msgid":"<20221101220652.588178-1-polacek@redhat.com>","list_archive_url":null,"date":"2022-11-01T22:06:52","name":"c++: Quash -Wdangling-reference for member operator* [PR107488]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221101220652.588178-1-polacek@redhat.com/mbox/"},{"id":13998,"url":"https://patchwork.plctlab.org/api/1.2/patches/13998/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:40:43","name":"[1/3] Rework 128-bit complex multiply and divide, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HYqx4zLCNCT0Zy@toto.the-meissners.org/mbox/"},{"id":13999,"url":"https://patchwork.plctlab.org/api/1.2/patches/13999/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:42:30","name":"[2/3] Make __float128 use the _Float128 type, PR target/107299","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZFlHH8HuvhGL4@toto.the-meissners.org/mbox/"},{"id":14000,"url":"https://patchwork.plctlab.org/api/1.2/patches/14000/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/","msgid":"","list_archive_url":null,"date":"2022-11-02T02:44:01","name":"[3/3] Update float 128-bit conversions, PR target/107299.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2HZcYMCCcyEADyD@toto.the-meissners.org/mbox/"},{"id":14013,"url":"https://patchwork.plctlab.org/api/1.2/patches/14013/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/","msgid":"<20221102033728.99379-1-hongyu.wang@intel.com>","list_archive_url":null,"date":"2022-11-02T03:37:28","name":"[V2] Enable small loop unrolling for O2","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102033728.99379-1-hongyu.wang@intel.com/mbox/"},{"id":14068,"url":"https://patchwork.plctlab.org/api/1.2/patches/14068/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/","msgid":"<94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T07:59:06","name":"vect: Fold LEN_{LOAD,STORE} if it'\''s for the whole vector [PR107412]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/94ac390b-a770-c868-051b-75319eb7f81d@linux.ibm.com/mbox/"},{"id":14070,"url":"https://patchwork.plctlab.org/api/1.2/patches/14070/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/","msgid":"<3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com>","list_archive_url":null,"date":"2022-11-02T08:01:06","name":"testsuite: Fix gen-vect-34.c with vect_masked_load [PR106806]","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/3fac9b35-b170-1af7-f4d2-796f9be816bf@linux.ibm.com/mbox/"},{"id":14123,"url":"https://patchwork.plctlab.org/api/1.2/patches/14123/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:13:44","name":"builtins: Guard builtins.cc against HUGE_VAL and NAN definitions","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/yddv8nxiurb.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":14156,"url":"https://patchwork.plctlab.org/api/1.2/patches/14156/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:25:58","name":"libstdc++: Add _Float128 to_chars/from_chars support for x86, ia64 and ppc64le with glibc","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I3pr1Eyn120h1C@tucnak/mbox/"},{"id":14165,"url":"https://patchwork.plctlab.org/api/1.2/patches/14165/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/","msgid":"","list_archive_url":null,"date":"2022-11-02T09:39:37","name":"libstdc++: _Bfloat16 for ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2I62a8i1u1I7EaE@tucnak/mbox/"},{"id":14174,"url":"https://patchwork.plctlab.org/api/1.2/patches/14174/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/","msgid":"<20221102104713.643862-1-richard.purdie@linuxfoundation.org>","list_archive_url":null,"date":"2022-11-02T10:47:13","name":"[v2] libcpp: Avoid remapping filenames within directives","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102104713.643862-1-richard.purdie@linuxfoundation.org/mbox/"},{"id":14215,"url":"https://patchwork.plctlab.org/api/1.2/patches/14215/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-2-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:34","name":"[RFC] RISC-V: Minimal supports for new extensions in profile.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-2-jiawei@iscas.ac.cn/mbox/"},{"id":14216,"url":"https://patchwork.plctlab.org/api/1.2/patches/14216/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/","msgid":"<20221102125235.2325572-3-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-02T12:52:35","name":"[RFC] RISC-V: Add profile supports.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125235.2325572-3-jiawei@iscas.ac.cn/mbox/"},{"id":14218,"url":"https://patchwork.plctlab.org/api/1.2/patches/14218/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/","msgid":"<20221102125631.634887-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:31","name":"[committed] libstdc++: Ignore -Wignored-qualifiers warning in ","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125631.634887-1-jwakely@redhat.com/mbox/"},{"id":14219,"url":"https://patchwork.plctlab.org/api/1.2/patches/14219/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/","msgid":"<20221102125638.634917-1-jwakely@redhat.com>","list_archive_url":null,"date":"2022-11-02T12:56:38","name":"[committed] libstdc++: Remove unnecessary variant member in std::expected","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102125638.634917-1-jwakely@redhat.com/mbox/"},{"id":14221,"url":"https://patchwork.plctlab.org/api/1.2/patches/14221/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/","msgid":"<20221102131004.3816486-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T13:10:04","name":"genmultilib: Add sanity check","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102131004.3816486-1-christophe.lyon@arm.com/mbox/"},{"id":14236,"url":"https://patchwork.plctlab.org/api/1.2/patches/14236/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/","msgid":"<20221102134028.1032216-1-ppalka@redhat.com>","list_archive_url":null,"date":"2022-11-02T13:40:28","name":"libstdc++: Declare const global variables inline","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/20221102134028.1032216-1-ppalka@redhat.com/mbox/"},{"id":14273,"url":"https://patchwork.plctlab.org/api/1.2/patches/14273/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:46:04","name":"[2/2] AArch64 Add implementation for vector cbranch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/mbox/"}]' + bundle_id=10 + git-pw bundle add 10 14274 +------------+-------------------------------------------------------------------------------------------------+ | Property | Value | |------------+-------------------------------------------------------------------------------------------------| | ID | 10 | | Name | gcc-patch_2022-11 | | URL | https://patchwork.plctlab.org/bundle/patchwork-bot/gcc-patch_2022-11/ | | Owner | patchwork-bot | | Project | gcc-patch | | Public | True | | Patches | 13283 [ada] fix libgnat build on x86_64-linux-gnux32 with glibc <= 2.31 | | | 13294 [v7,01/34] Add and restructure function declaration macros | | | 13298 [v7,02/34] Rename THUMB_FUNC_START to THUMB_FUNC_ENTRY | | | 13302 [v7,03/34] Fix syntax warnings on conditional instructions | | | 13295 [v7,04/34] Reorganize LIB1ASMFUNCS object wrapper macros | | | 13299 [v7,05/34] Add the __HAVE_FEATURE_IT and IT() macros | | | 13297 [v7,06/34] Refactor 'clz' functions into a new file | | | 13296 [v7,07/34] Refactor 'ctz' functions into a new file | | | 13301 [v7,08/34] Refactor 64-bit shift functions into a new file | | | 13303 [v7,09/34] Import 'clz' functions from the CM0 library | | | 13305 [v7,10/34] Import 'ctz' functions from the CM0 library | | | 13307 [v7,11/34] Import 64-bit shift functions from the CM0 library | | | 13310 [v7,12/34] Import 'clrsb' functions from the CM0 library | | | 13308 [v7,13/34] Import 'ffs' functions from the CM0 library | | | 13313 [v7,14/34] Import 'parity' functions from the CM0 library | | | 13300 [v7,15/34] Import 'popcnt' functions from the CM0 library | | | 13311 [v7,16/34] Refactor Thumb-1 64-bit comparison into a new file | | | 13304 [v7,17/34] Import 64-bit comparison from CM0 library | | | 13309 [v7,18/34] Merge Thumb-2 optimizations for 64-bit comparison | | | 13314 [v7,19/34] Import 32-bit division from the CM0 library | | | 13319 [v7,20/34] Refactor Thumb-1 64-bit division into a new file | | | 13312 [v7,21/34] Import 64-bit division from the CM0 library | | | 13315 [v7,22/34] Import integer multiplication from the CM0 library | | | 13321 [v7,23/34] Refactor Thumb-1 float comparison into a new file | | | 13318 [v7,24/34] Import float comparison from the CM0 library | | | 13316 [v7,25/34] Refactor Thumb-1 float subtraction into a new file | | | 13323 [v7,26/34] Import float addition and subtraction from the CM0 library | | | 13328 [v7,27/34] Import float multiplication from the CM0 library | | | 13329 [v7,28/34] Import float division from the CM0 library | | | 13332 [v7,29/34] Import integer-to-float conversion from the CM0 library | | | 13334 [v7,30/34] Import float-to-integer conversion from the CM0 library | | | 13330 [v7,31/34] Import float<->double conversion from the CM0 library | | | 13335 [v7,32/34] Import float<->__fp16 conversion from the CM0 library | | | 13327 [v7,33/34] Drop single-precision Thumb-1 soft-float functions | | | 13336 [v7,34/34] Add -mpure-code support to the CM0 functions. | | | 13412 c, analyzer: support named constants in analyzer [PR106302] | | | 13431 libstdc++: Implement ranges::as_rvalue_view from P2446R2 | | | 13440 x86: Track converted/skipped registers in STV | | | 13491 [wwwdocs,GCC13] Mention Intel __bf16 support in AVX512BF16 intrinsics. | | | 13492 [pushed] c++: set TREE_NOTHROW after genericize | | | 13530 [v2] LoongArch: Optimize immediate load. | | | 13583 libstdc++: std::from_chars std::{,b}float16_t support | | | 13594 [committed] wwwdocs: projects/tree-ssa: Adjust mark up | | | 13595 [committed] wwwdocs: readings: Remove | | | 13597 [committed] wwwdocs: codingconventions: Move two links to https | | | 13617 c++: Reorganize per-scope lambda discriminators | | | 13630 [committed] wwwdocs: *: Remove extraneous whitespaces around headings | | | 13638 [committed] wwwdocs: codingconventions: Properly link to flake8 | | | 13639 [v3] LoongArch: Optimize immediate load. | | | 13640 [committed] wwwdocs: gcc-4.4: Switch www.open-std.org to https | | | 13643 [committed] wwwdocs: readings: Switch sourceforge.net sub-sites to https | | | 13644 libstdc++: Shortest denormal hex std::to_chars | | | 13655 [AArch64] Cleanup move immediate code | | | 13656 [COMMITTED] Irange::intersect with nonzero bits can indicate change incorrectly. | | | 13657 [COMMITTED] Allow ranger queries on exit block. | | | 13658 [COMMITTED] Remove builtin_unreachable in ranger VRP. | | | 13681 [COMMITTED] Make ranger the vrp1 default. | | | 13682 doc: Remove outdated reference to "core" and front-end downloads | | | 13759 [1/2] i386: correct x87&SSE division modeling in znver.md | | | 13760 [2/2] i386: correct x87&SSE multiplication modeling in znver.md | | | 13802 c++: Disable -Wignored-qualifiers for template args [PR107492] | | | 13813 [v2] RISC-V modified add3 for large stack frame optimization [PR105733] | | | 13829 [COMMITTED] PR tree-optimization/107497 - Make sure ssa-name is valid. | | | 13838 [COMMITTED,PR,tree-optimization/107490] Handle NANs in op[12]_range. | | | 13899 libstdc++: Fix ERANGE behavior for fallback FP std::from_chars | | | 13900 c++: per-scope, per-signature lambda discriminators | | | 13922 c++: Quash -Wdangling-reference for member operator* [PR107488] | | | 13998 [1/3] Rework 128-bit complex multiply and divide, PR target/107299 | | | 13999 [2/3] Make __float128 use the _Float128 type, PR target/107299 | | | 14000 [3/3] Update float 128-bit conversions, PR target/107299. | | | 14013 [V2] Enable small loop unrolling for O2 | | | 14068 vect: Fold LEN_{LOAD,STORE} if it's for the whole vector [PR107412] | | | 14070 testsuite: Fix gen-vect-34.c with vect_masked_load [PR106806] | | | 14123 builtins: Guard builtins.cc against HUGE_VAL and NAN definitions | | | 14156 libstdc++: Add _Float128 to_chars/from_chars support for x86, ia64 and ppc64le with glibc | | | 14165 libstdc++: _Bfloat16 for | | | 14174 [v2] libcpp: Avoid remapping filenames within directives | | | 14215 [RFC] RISC-V: Minimal supports for new extensions in profile. | | | 14216 [RFC] RISC-V: Add profile supports. | | | 14218 [committed] libstdc++: Ignore -Wignored-qualifiers warning in | | | 14219 [committed] libstdc++: Remove unnecessary variant member in std::expected | | | 14221 genmultilib: Add sanity check | | | 14236 libstdc++: Declare const global variables inline | | | 14274 [1/2] middle-end: Support early break/return auto-vectorization. | | | 14273 [2/2] AArch64 Add implementation for vector cbranch. | +------------+-------------------------------------------------------------------------------------------------+ + git config pull.rebase false + git fetch origin master From github.com:plctlab/patchwork-gcc * branch master -> FETCH_HEAD + git checkout master Switched to a new branch 'master' branch 'master' set up to track 'origin/master'. + git pull origin master From github.com:plctlab/patchwork-gcc * branch master -> FETCH_HEAD Already up to date. + git fetch origin upstream-master From github.com:plctlab/patchwork-gcc * branch upstream-master -> FETCH_HEAD + git checkout upstream-master Switched to a new branch 'upstream-master' branch 'upstream-master' set up to track 'origin/upstream-master'. + git remote add upstream https://github.com/gcc-mirror/gcc.git + git pull upstream master From https://github.com/gcc-mirror/gcc * branch master -> FETCH_HEAD * [new branch] master -> upstream/master Already up to date. + git push -u origin upstream-master Everything up-to-date branch 'upstream-master' set up to track 'origin/upstream-master'. + git checkout master Switched to branch 'master' Your branch is up to date with 'origin/master'. + git merge upstream-master Already up to date. + git push -u origin master Everything up-to-date branch 'master' set up to track 'origin/master'. + branchname=series5473-patch14274 ++ git branch -a ++ grep 'series5473-patch14274$' + checkbranch= + checkbranchresult=null + '[' null = series5473-patch14274 ']' + git checkout -b series5473-patch14274 Switched to a new branch 'series5473-patch14274' ++ curl https://patchwork.plctlab.org/api/1.2/series/5473/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 1762 100 1762 0 0 50342 0 --:--:-- --:--:-- --:--:-- 50342 + series_response='{"id":5473,"url":"https://patchwork.plctlab.org/api/1.2/series/5473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/list/?series=5473","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[1/2] middle-end: Support early break/return auto-vectorization.","date":"2022-11-02T14:46:04","submitter":{"id":87,"url":"https://patchwork.plctlab.org/api/1.2/people/87/","name":"Tamar Christina","email":"tamar.christina@arm.com"},"version":1,"total":2,"received_total":2,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/5473/mbox/","cover_letter":null,"patches":[{"id":14274,"url":"https://patchwork.plctlab.org/api/1.2/patches/14274/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:45:39","name":"[1/2] middle-end: Support early break/return auto-vectorization.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/"},{"id":14273,"url":"https://patchwork.plctlab.org/api/1.2/patches/14273/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:46:04","name":"[2/2] AArch64 Add implementation for vector cbranch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"}]}' ++ jq '.patches[] | (.id|tostring) + "," + .mbox' ++ echo '{"id":5473,"url":"https://patchwork.plctlab.org/api/1.2/series/5473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/list/?series=5473","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"[1/2] middle-end: Support early break/return auto-vectorization.","date":"2022-11-02T14:46:04","submitter":{"id":87,"url":"https://patchwork.plctlab.org/api/1.2/people/87/","name":"Tamar Christina","email":"tamar.christina@arm.com"},"version":1,"total":2,"received_total":2,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/5473/mbox/","cover_letter":null,"patches":[{"id":14274,"url":"https://patchwork.plctlab.org/api/1.2/patches/14274/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:45:39","name":"[1/2] middle-end: Support early break/return auto-vectorization.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/"},{"id":14273,"url":"https://patchwork.plctlab.org/api/1.2/patches/14273/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-02T14:46:04","name":"[2/2] AArch64 Add implementation for vector cbranch.","mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"}]}' + patchid_patchurl='"14274,https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/" "14273,https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"' + echo '"14274,https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/" "14273,https://patchwork.plctlab.org/project/gcc-patch/patch/Y2KCrKb019Z1/HgC@arm.com/mbox/"' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"14274' ++ sed 's/"//g' + series_patch_id=14274 ++ echo 'https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++ git rev-parse HEAD + commitid_before=58511b3fc035f7fe77c3403f7b99de3a795a7964 + eval '+++ declare -p bout bret declare -- bout="Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\"." declare -- bret="128" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 236k 100 236k 0 0 1178k 0 --:--:-- --:--:-- --:--:-- 1178k +++ bout='\''\'\'''\''Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''\'\'''\''\'\''\'\'''\'''\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\''\'\''\'\'''\'''\''\'\'''\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\''\'\'''\'' +++ bret=128'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 236k 100 236k 0 0 1178k 0 --:--:-- --:--:-- --:--:-- 1178k +++ bout='\''Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''\\'\'''\''git am --show-current-patch=diff'\''\\'\'''\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run \"git am --continue\". If you prefer to skip this patch, run \"git am --skip\" instead. To restore the original branch and stop patching, run \"git am --abort\".'\'' +++ bret=128"' ++ +++ declare -p bout bret /tmp/jenkins9665421039720060676.sh: line 129: +++: command not found ++ declare -- 'bout=Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' ++ declare -- bret=128 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 236k 100 236k 0 0 1178k 0 --:--:-- --:--:-- --:--:-- 1178k +++ bout='\''Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' /tmp/jenkins9665421039720060676.sh: line 154: ++: command not found ++ ++ declare -p berr /tmp/jenkins9665421039720060676.sh: line 155: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 236k 100 236k 0 0 1178k 0 --:--:-- --:--:-- --:--:-- 1178k +++ bout='\''Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''\'\'''\''git am --show-current-patch=diff'\''\'\'''\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".'\'' +++ bret=128' ++ git rev-parse HEAD + commitid_after=58511b3fc035f7fe77c3403f7b99de3a795a7964 + '[' 128 = 0 ']' + [[ ++++ git_am https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 236k 100 236k 0 0 1178k 0 --:--:-- --:--:-- --:--:-- 1178k +++ bout='Applying: middle-end: Support early break/return auto-vectorization. error: sha1 information is lacking or useless (gcc/cfgloop.h). error: could not build fake ancestor hint: Use '\''git am --show-current-patch=diff'\'' to see the failed patch Patch failed at 0001 middle-end: Support early break/return auto-vectorization. When you have resolved this problem, run "git am --continue". If you prefer to skip this patch, run "git am --skip" instead. To restore the original branch and stop patching, run "git am --abort".' +++ bret=128 =~ sha1 information is lacking or useless ]] + submit_check warning Unresolved https://patchwork.plctlab.org/jenkins/job/gcc-patch/1801/consoleText 'Git am fail log' + check_state=warning + patch_state=Unresolved + repo_url=https://patchwork.plctlab.org/jenkins/job/gcc-patch/1801/consoleText + DESCRIPTION='Git am fail log' + curl -X POST -H 'Authorization: Token [*******]' -F state=warning -F target_url=https://patchwork.plctlab.org/jenkins/job/gcc-patch/1801/consoleText -F context=gcc-patch-check -F 'description=Git am fail log' https://patchwork.plctlab.org/api/patches/14274/checks/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 965 100 425 100 540 11486 14594 --:--:-- --:--:-- --:--:-- 26081 {"id":1651,"url":"https://patchwork.plctlab.org/api/patches/14274/checks/1651/","user":{"id":1,"url":"https://patchwork.plctlab.org/api/users/1/","username":"snail","first_name":"","last_name":"","email":"wangliu@iscas.ac.cn"},"date":"2022-11-02T15:16:47.780412","state":"warning","target_url":"https://patchwork.plctlab.org/jenkins/job/gcc-patch/1801/consoleText","context":"gcc-patch-check","description":"Git am fail log"}+ curl -X PATCH -H 'Authorization: Token [*******]' -F state=Unresolved https://patchwork.plctlab.org/api/1.2/patches/14274/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0{"id":14274,"url":"https://patchwork.plctlab.org/api/1.2/patches/14274/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/","project":{"id":1,"url":"https://patchwork.plctlab.org/api/1.2/projects/1/","name":"gcc-patch","link_name":"gcc-patch","list_id":"gcc-patches.gcc.gnu.org","list_email":"gcc-patches@gcc.gnu.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/gcc-patch.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"","list_archive_url":null,"date":"2022-11-02T14:45:39","name":"[1/2] middle-end: Support early break/return auto-vectorization.","commit_ref":null,"pull_url":null,"state":"unresolved","archived":false,"hash":"d02b4b876c8c889f60a8a3e1f25f3faf51e34159","submitter":{"id":87,"url":"https://patchwork.plctlab.org/api/1.2/people/87/","name":"Tamar Christina","email":"tamar.christina@arm.com"},"delegate":null,"mbox":"https://patchwork.plctlab.org/project/gcc-patch/patch/patch-16498-tamar@arm.com/mbox/","series":[{"id":5473,"url":"https://patchwork.plctlab.org/api/1.2/series/5473/","web_url":"https://patchwork.plctlab.org/project/gcc-patch/list/?series=5473","date":"2022-11-02T14:46:04","name":"[1/2] middle-end: Support early break/return auto-vectorization.","version":1,"mbox":"https://patchwork.plctlab.org/series/5473/mbox/"}],"comments":"https://patchwork.plctlab.org/api/patches/14274/comments/","check":"warning","checks":"https://patchwork.plctlab.org/api/patches/14274/checks/","tags":{},"headers":{"Return-Path":"","Delivered-To":["ouuuleilei@gmail.com","gcc-patches@gcc.gnu.org"],"Received":["by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp3664137wru;\n Wed, 2 Nov 2022 07:48:16 -0700 (PDT)","from sourceware.org (server2.sourceware.org.\n [2620:52:3:1:0:246e:9693:128c])\n by mx.google.com with ESMTPS id\n nc22-20020a1709071c1600b0078df3bd80b9si16425563ejc.46.2022.11.02.07.48.15\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Wed, 02 Nov 2022 07:48:16 -0700 (PDT)","from server2.sourceware.org (localhost [IPv6:::1])\n\tby sourceware.org (Postfix) with ESMTP id A849B3857835\n\tfor ; Wed, 2 Nov 2022 14:48:14 +0000 (GMT)","from EUR05-DB8-obe.outbound.protection.outlook.com\n (mail-db8eur05on2082.outbound.protection.outlook.com [40.107.20.82])\n by sourceware.org (Postfix) with ESMTPS id 6817D385782C\n for ; Wed, 2 Nov 2022 14:46:08 +0000 (GMT)","from AS9PR06CA0313.eurprd06.prod.outlook.com (2603:10a6:20b:45b::29)\n by PAWPR08MB10117.eurprd08.prod.outlook.com (2603:10a6:102:361::7)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5769.15; Wed, 2 Nov\n 2022 14:46:03 +0000","from AM7EUR03FT046.eop-EUR03.prod.protection.outlook.com\n (2603:10a6:20b:45b:cafe::46) by AS9PR06CA0313.outlook.office365.com\n (2603:10a6:20b:45b::29) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5791.20 via Frontend\n Transport; Wed, 2 Nov 2022 14:46:03 +0000","from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by\n AM7EUR03FT046.mail.protection.outlook.com (100.127.140.78) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5791.20 via Frontend Transport; Wed, 2 Nov 2022 14:46:02 +0000","(\"Tessian outbound 73ab5f36653e:v130\");\n Wed, 02 Nov 2022 14:46:01 +0000","from e50f77768322.1\n by 64aa7808-outbound-1.mta.getcheckrecipient.com id\n C082B9A8-A005-400C-AFE5-CDC1336BF641.1;\n Wed, 02 Nov 2022 14:45:53 +0000","from EUR04-DB3-obe.outbound.protection.outlook.com\n by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id\n e50f77768322.1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384);\n Wed, 02 Nov 2022 14:45:53 +0000","from VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17)\n by AS2PR08MB9476.eurprd08.prod.outlook.com (2603:10a6:20b:60f::9)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5769.21; Wed, 2 Nov\n 2022 14:45:43 +0000","from VI1PR08MB5325.eurprd08.prod.outlook.com\n ([fe80::c57d:50c2:3502:a52]) by VI1PR08MB5325.eurprd08.prod.outlook.com\n ([fe80::c57d:50c2:3502:a52%4]) with mapi id 15.20.5769.021; Wed, 2 Nov 2022\n 14:45:43 +0000"],"X-Google-Smtp-Source":"\n AMsMyM70U5RuN6CMAyUlWh5oECKSy0KTwfbCukZmnWoMYPqn9IZy7LiZMkhNNW7YGf5lKtiisZcF","X-Received":"by 2002:a17:906:8a57:b0:7ad:69fb:3a with SMTP id\n gx23-20020a1709068a5700b007ad69fb003amr23912575ejc.179.1667400496466;\n Wed, 02 Nov 2022 07:48:16 -0700 (PDT)","Received-SPF":["pass (google.com: domain of\n gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates\n 2620:52:3:1:0:246e:9693:128c as permitted sender)\n client-ip=2620:52:3:1:0:246e:9693:128c;","Pass (protection.outlook.com: domain of arm.com designates\n 63.35.35.123 as permitted sender) receiver=protection.outlook.com;\n client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com;\n pr=C"],"Authentication-Results":"mx.google.com;\n dkim=pass header.i=@gcc.gnu.org header.s=default header.b=jUAh5tWC;\n arc=fail (signature failed);\n spf=pass (google.com: domain of\n gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org designates\n 2620:52:3:1:0:246e:9693:128c as permitted sender)\n smtp.mailfrom=\"gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=gnu.org","DKIM-Filter":"OpenDKIM Filter v2.11.0 sourceware.org A849B3857835","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org;\n\ts=default; t=1667400494;\n\tbh=0zVWt2+3R40MfjAASSS9j/WF1kXBMFn32QH2l5h4lb8=;\n\th=Date:To:Subject:List-Id:List-Unsubscribe:List-Archive:List-Post:\n\t List-Help:List-Subscribe:From:Reply-To:Cc:From;\n\tb=jUAh5tWCb85iSvGPMjWBSRgWyXai1rQKQMA2k6Sm7RSi8J8epXqXW18UY2c5p9n09\n\t UOTnntjEHsZIVvq6xYm2PpgkcNELMmiKf42/4MQbLTnK1vUyIDueDnP+a/zdalYfW2\n\t hVxrNuvfwfnkccz8UXHD5TWLnBx2TOWJg46bhPIA=","X-Original-To":"gcc-patches@gcc.gnu.org","DMARC-Filter":"OpenDMARC Filter v1.4.1 sourceware.org 6817D385782C","ARC-Seal":["i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass;\n b=Z9f6wOTavp67y+bJ5huESfbGQiaSuX1cWLCOw6lwt2cfNiX0VCtShGu3uLrJ6vut2Brfr71vyb6oypxDMfRBak+68PdwjE09rKxVSr/Zg0CktBdkA7DgO/NJGbxSVm1o+i4vx4s8dPNbrnb9HpRI3jvp0T8G6hOcd57LXGJCgV0U3GTkMEDFo8CvKXYea1KTq5gfmNfQNE50Q4wZTpsZ4xBpgXTMHrWg6Md47RfaWSMmOqyFzwWUjxE+1k4JlFG7HYFWiNxk2TPzEs8rXVLtijNz30PHPblv6M220wHGmqWmFECopCL+7c3LhP1sA7YGlq9kkLnx1WhYxX7XhZsjjA==","i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=nfZiP0Y98eofJjkUYTtWW/N6wp/Foh3OUbgaVZY0Whi8qmK8aYvX5C648ODz1t+ayTO5vSXRJZfC1ZITSrtoHXoBylxhv91vOnmamlFSb4q1a6rDwLrugcrFrdTesKE8zqTEbGLg5ocqD12eVsljfMRkpGcfFdWYC5VquXUU2GQdZcc87FrcoHl5C8WjmBZfcRK1EdHL56s2aK3XCdLFS7rDzTiE/i7KeM6rPS428jCnBzrMSVynaBGhjf+Ml8pKcB7wrJa0RJkvAmgcYE7WYn65ny8NM++P+BT4l4yMSxt0v6B0+gL3hze7GdXJq8T+9v+/f5J7Eemaip2CzcrFlw=="],"ARC-Message-Signature":["i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=0zVWt2+3R40MfjAASSS9j/WF1kXBMFn32QH2l5h4lb8=;\n b=N/6BZO25EpEGoCvMIkCugUQnPTSIaSkRUWDORL7zCQHgK0NgANS2cn9qpvpANEmu0yqIFHTnrFJDRSeN1EeTHpL5XcUXxQWLEhRLGgYxaT2UlfePWOXNOCXrrm3tabGCS4EMsW6Rl1cP++/isP0EOFR6S5LWN3vHl2JFXmo6CdLfS15a81K9e8V5gVduMnKIlBVWaZYa1ieiJtLd5Qg2fGyugdyVxnPGsh2wd3gojW5bQPOyJz1DUEOZVMIdGBfZUsEsR0eZHur99/dFklqMhk/fBXEq4IG3XI90QAXkLdODy99kY9b8CpGeZkB7AYvig6cfFcdlpbM93FVw5aHF6g==","i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=0zVWt2+3R40MfjAASSS9j/WF1kXBMFn32QH2l5h4lb8=;\n b=btIv5oDxfam+1Yb7AcEaIQvWfpJjLFBh1JXxntb5WWQTy+HLPEXVv9/AOAU8PiKP/0UvFKDav/5BjJ3WQVUUWKdCN/FoDabXTln3Oq2+XRy6m6l6JGaC810PiBHYMK6wOROqFbIDN6qRQJIWJhIMxw1FNqoKwtMMtMb98FxastgRD7H3/aUAdDxh20vCom/S+8tp5gwOCFMlAEEt62IOJd+dWercYgQVZQNHbjvxZ35IXe7f7M1/XA0Xuxh+UdM5/+tZ2vCT0PCJVGEwdv6zeWpBq2SVnWR6bcldwkFQNqRP3RgOyZl70OgrzysLANHwJMGPajiZ9KoEDCJ0Ovkg8w=="],"ARC-Authentication-Results":["i=2; mx.microsoft.com 1; spf=pass (sender ip is\n 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass\n (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass\n (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1\n ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com]\n dmarc=[1,1,header.from=arm.com])","i=1; mx.microsoft.com 1; spf=pass\n smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass\n header.d=arm.com; arc=none"],"X-MS-Exchange-Authentication-Results":"spf=pass (sender IP is 63.35.35.123)\n smtp.mailfrom=arm.com; dkim=pass (signature was verified)\n header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com;","X-CheckRecipientChecked":"true","X-CR-MTA-CID":"381d8e0d1d77d25a","X-CR-MTA-TID":"64aa7808","Authentication-Results-Original":"dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=arm.com;","Date":"Wed, 2 Nov 2022 14:45:39 +0000","To":"gcc-patches@gcc.gnu.org","Subject":"[PATCH 1/2]middle-end: Support early break/return auto-vectorization. ","Message-ID":"","Content-Type":"multipart/mixed; boundary=\"JsIaJuK7f6WTjiaF\"","Content-Disposition":"inline","X-ClientProxiedBy":"LO4P123CA0638.GBRP123.PROD.OUTLOOK.COM\n (2603:10a6:600:296::18) To VI1PR08MB5325.eurprd08.prod.outlook.com\n (2603:10a6:803:13e::17)","MIME-Version":"1.0","X-MS-TrafficTypeDiagnostic":"\n VI1PR08MB5325:EE_|AS2PR08MB9476:EE_|AM7EUR03FT046:EE_|PAWPR08MB10117:EE_","X-MS-Office365-Filtering-Correlation-Id":"6c95b0a6-975e-4596-22ff-08dabce0f690","x-checkrecipientrouted":"true","NoDisclaimer":"true","X-MS-Exchange-SenderADCheck":"1","X-MS-Exchange-AntiSpam-Relay":"0","X-Microsoft-Antispam-Untrusted":"BCL:0;","X-Microsoft-Antispam-Message-Info-Original":"\n wXCDYJnok+0U8vrcq1ih3eTKABQgDk6I41VKjliAK/irdgyCKNrjLA5yV98xIkdTR6avMa874FPLStZ+HKt3woKhkcHEbQfqgdZ2eBUTel0zVbzY6ShQvRA4Metjc2Vz1MaKMEFFIlSdMhJv6JY14X/Ccw0P7JaJ4lo5neh4J69TyWSsojnT3ivcCcOegTpZq4t0THD8bFE3TLxMuUHxfsIm1FKrda71ZYuazCctEHSfZADuhSf+bzGW3hqaCX1owx9jlmce3auwR5g7CdF40Ix1nmYUhNaN+SnrVCg/jZwB7moPB8KMzkEU9evrJnvV+vzZeJ2/PqhU4oEBcPwDNdGWPWqDgZvXYronm2oHeGmXPIfCsrGahVJoB4dFmqtnJFTjtKGA/dcS3nd74ksFUEWwpRFqoxGP8+yWgHbkQckBRmjulRyRNrj2JxpqDWOOH0IJ8L6Vw8KnFK4rVXXLagrzJdipjewDVSJYfArJHRE9pSzFNaGh7s8oc7Y5RGvGhoeR+Q9nA7FlQrKX5+pEHJT30xqtCzKZR02i4EamkRYcNStn916+97mcxIlsNhbCwDxIPaUFXnklBnDg91avCjUm5+Xt/HSxBxhKzWt/kk6TjJG4xCI7MENnM3rN3aGUasr7Tog/J38q917d1hrHk2de6K4mcdSNScEYxyzxeYgRR/xiNXT76HvUGmcr0G9hTuoLCSud54fnQLjBTvybTi9AeVIilrDe5sRFKfSLcBZZ94fmDN04CL4YV2ZRYVKSd/8B78aNQ06VfdTt/5O7xtuwmtrIskmeRixpyD3NLefJpi3CNNeDEF4g7T22loooG9JlOYoxDwHzngwEvAwmlObGNuiJbSz6WFkQmS8u2aCrWOas5aTi6VUxHN9A8yJU","X-Forefront-Antispam-Report-Untrusted":"CIP:255.255.255.255; CTRY:; LANG:en;\n SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI1PR08MB5325.eurprd08.prod.outlook.com;\n PTR:; CAT:NONE;\n SFS:(13230022)(4636009)(366004)(396003)(39860400002)(376002)(346002)(136003)(451199015)(6916009)(478600001)(44832011)(2616005)(66946007)(6506007)(66556008)(66476007)(44144004)(33964004)(6486002)(6512007)(186003)(41300700001)(4743002)(4326008)(26005)(8676002)(83380400001)(235185007)(5660300002)(8936002)(30864003)(2906002)(84970400001)(86362001)(36756003)(316002)(6666004)(66899015)(38100700002)(4216001)(2700100001)(559001)(579004)(357404004);\n DIR:OUT; SFP:1101;","X-MS-Exchange-Transport-CrossTenantHeadersStamped":["AS2PR08MB9476","PAWPR08MB10117"],"Original-Authentication-Results":"dkim=none (message not signed)\n header.d=none;dmarc=none action=none header.from=arm.com;","X-EOPAttributedMessage":"0","X-MS-Exchange-Transport-CrossTenantHeadersStripped":"\n AM7EUR03FT046.eop-EUR03.prod.protection.outlook.com","X-MS-PublicTrafficType":"Email","X-MS-Office365-Filtering-Correlation-Id-Prvs":"\n c43cac67-a334-48aa-a54d-08dabce0eacf","X-Microsoft-Antispam":"BCL:0;","X-Microsoft-Antispam-Message-Info":"\n tLhcI24vSqgLzPVDwIVSFTTq0KClRNH/mgsN9+xJp4koS/LT6+57BA2ge7BrsLFXqdexRJkIAwn1hR4x/2hSv5tAnkYdUYKMUl52J8QeiWYazOn6w/kqtisOGDN5/tVbakhTF0AIi+30fNI+IzVTox47n46b5VN3f3J8ktEhkMNQlk7Qn+TsOthQZqy9MtQwcC+a5Z6G+52V3I7SgFbMIwt3RuIa/TmUL369AlUove9gCXXlekvE2If+MwCmxmNfZBhw3rCz2IdN1hMrrcpKZnNE+SFLx+fCGYlr5Qm2MZ2xAEPEdiAe966bRVa0W6rjZk/qGDxCCcKsTglXbtLe7l2BkaNxz52BfpjkWaYmQMhQE6fYzSMb/SxVGuxzkgdoEkt79N/YHVDUsA1t75iv4CL0Qkza8xjKS0JUi6ncC5axgj6Y094DinQ0Wx9+vCL/ETOlwc+XwUndbbHZwhnpXXhJs86OUBXplAr55I119Z5Ri5Bw9BaOEvEoY0m8UyUFGUDUI6DEwqtHs9sib33/kCKl1bhYxrpl71OwzKsUKg7GqkA32P/LnOt8wJKjSZZEezthhoJWdcdzjw80y2h0QK30Gp8L1k5RlWbvNEXM2MTkXk4RnSe8khQLKGXDiUCtUJJ2Oimg1c50U5YCeJqQBKRMl5htbknp+pXKxV0oM0HQoj8CH+SCM8rvU7rESlrC6yDUWg4Y7hjQGw4kzLqROeJX1VFeesox53ny7z9eDy2gFX77F4PrHWwCSWty2SVvw/yEcrMXeFy88xnqyOuGYkB9mWcIvX9pQfz/hIakNcwCFevEmZ7afaAlPmjhGDRWmW7G2kq/AkvLed1QBaj/my1/0Fqo98MoHrLi5TDCZZkyX09ax+2XKLlvs/zQnQN3dm8/lnTIQz3sXesaHEn1B0HCCbWbWHKC+AmIr4fBU3Y=","X-Forefront-Antispam-Report":"CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com;\n PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE;\n SFS:(13230022)(4636009)(136003)(396003)(346002)(376002)(39860400002)(451199015)(40470700004)(46966006)(36840700001)(36860700001)(6512007)(478600001)(4743002)(26005)(6666004)(40460700003)(44144004)(33964004)(47076005)(186003)(6506007)(44832011)(2616005)(40480700001)(70586007)(5660300002)(30864003)(316002)(6916009)(8676002)(6486002)(4326008)(41300700001)(70206006)(2906002)(82310400005)(235185007)(83380400001)(8936002)(336012)(86362001)(66899015)(36756003)(81166007)(356005)(82740400003)(84970400001)(4216001)(2700100001)(579004)(559001)(357404004);\n DIR:OUT; SFP:1101;","X-OriginatorOrg":"arm.com","X-MS-Exchange-CrossTenant-OriginalArrivalTime":"02 Nov 2022 14:46:02.0902 (UTC)","X-MS-Exchange-CrossTenant-Network-Message-Id":"\n 6c95b0a6-975e-4596-22ff-08dabce0f690","X-MS-Exchange-CrossTenant-Id":"f34e5979-57d9-4aaa-ad4d-b122a662184d","X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp":"\n TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123];\n Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com]","X-MS-Exchange-CrossTenant-AuthSource":"\n AM7EUR03FT046.eop-EUR03.prod.protection.outlook.com","X-MS-Exchange-CrossTenant-AuthAs":"Anonymous","X-MS-Exchange-CrossTenant-FromEntityHeader":"HybridOnPrem","X-Spam-Status":"No, score=-11.0 required=5.0 tests=BAYES_00, DKIM_SIGNED,\n DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_LOTSOFHASH,\n RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SCC_10_SHORT_WORD_LINES,\n SCC_20_SHORT_WORD_LINES, SCC_5_SHORT_WORD_LINES, SPF_HELO_PASS, SPF_NONE,\n TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6","X-Spam-Checker-Version":"SpamAssassin 3.4.6 (2021-04-09) on\n server2.sourceware.org","X-BeenThere":"gcc-patches@gcc.gnu.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"Gcc-patches mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","From":"Tamar Christina via Gcc-patches ","Reply-To":"Tamar Christina ","Cc":"richard.sandiford@arm.com, nd@arm.com, rguenther@suse.de","Errors-To":"gcc-patches-bounces+ouuuleilei=gmail.com@gcc.gnu.org","Sender":"\"Gcc-patches\" ","X-getmail-retrieved-from-mailbox":"=?utf-8?q?INBOX?=","X-GMAIL-THRID":"=?utf-8?q?1748396142934692881?=","X-GMAIL-MSGID":"=?utf-8?q?1748396142934692881?="},"content":"Hi All,\n\nThis patch adds initial support for early break vectorization in GCC.\nThe support is added for any target that implements a vector cbranch optab.\n\nConcretely the kind of loops supported are of the forms:\n\n for (int i = 0; i < N; i++)\n {\n \n if ()\n ;\n \n }\n\nwhere can be:\n - break\n - return\n\nAny number of statements can be used before the occurs.\n\nSince this is an initial version for GCC 13 it has the following limitations:\n\n- Only fixed sized iterations and buffers are supported. That is to say any\n vectors loaded or stored must be to statically allocated arrays with known\n sizes. N must also be known.\n- any stores in should not be to the same objects as in\n . Loads are fine as long as they don't have the possibility to\n alias.\n- No support for prologue peeling. Since we only support fixed buffers this\n wouldn't be an issue as we assume the arrays are correctly aligned.\n- Fully masked loops or unmasked loops are supported, but not partially masked\n loops.\n- Only one additional exit is supported at this time. The majority of the code\n will handle n exits. But not all so at this time this restriction is needed.\n- The early exit must be before the natural loop exit/latch. The vectorizer is\n designed in way to propage phi-nodes downwards. As such supporting this\n inverted control flow is hard.\n- No support for epilogue vectorization. The only epilogue supported is the\n scalar final one.\n\nWith the help of IPA this still gets hit quite often. During bootstrap it\nhit rather frequently as well.\n\nThis implementation does not support completely handling the early break inside\nthe vector loop itself but instead supports adding checks such that if we know\nthat we have to exit in the current iteration then we branch to scalar code to\nactually do the final VF iterations which handles all the code in .\n\nniters analysis and the majority of the vectorizer with hardcoded single_exit\nhave been updated with the use of a new function normal_exit which returns the\nloop's natural exit.\n\nfor niters the natural exit is still what determines the overall iterations as\nthat is the O(iters) for the loop.\n\nFor the scalar loop we know that whatever exit you take you have to perform at\nmost VF iterations.\n\nWhen the loop is peeled during the copying I have to go through great lengths to\nkeep the dominators up to date. All exits from the first loop are rewired to the\nloop header of the second loop. But this can change the immediate dominator.\n\nWe had spoken on IRC about removing the dominators validation call at the end of\nslpeel_tree_duplicate_loop_to_edge_cfg and leaving it up to cfg cleanup to\nremove the intermediate blocks that cause the dominators to fail.\n\nHowever this turned out not to work as cfgcleanup itself requires the dominators\ngraph. So it's somewhat a chicken and egg. To work around this I added some\nrules for when I update what dominator and also reject the forms I don't support\nduring vect_analyze_loop_form.\n\nI have tried to structure the updates to loop-manip.cc in a way that it fits\nwith the current flow. I think I have done a decent job, but there are things I\ncan also do differently if preferred and have pointed them out in comments in\nthe source.\n\nFor the loop peeling we rewrite the loop form:\n\n\n Header\n ---\n |x|\n 2\n |\n v\n -------3<------\n early exit | | |\n v v | latch\n 7 4----->6\n | |\n | v\n | 8\n | |\n | v\n ------>5\n\ninto\n\n Header\n ---\n |x|\n 2\n |\n v\n -------3<------\n early exit | | |\n v v | latch\n 7 4----->6\n | |\n | v\n | 8\n | |\n | v\n | New Header\n | ---\n ----->|x|\n 9\n |\n v\n ------10<-----\n early exit | | |\n v v | latch\n 14 11---->13\n | |\n | v\n | 12\n | |\n | v\n ------> 5\n\nWhen we vectorize we move any statement not related to the early break itself to\nthe BB after the early exit and update all references as appropriate.\n\nThis means that we check at the start of iterations whether we are going to exit\nor not. During the analyis phase we check whether we are allowed to do this\nmoving of statements. Also note that we only move the vector statements and\nleave the scalars alone.\n\nCodegen:\n\nfor e.g.\n\n#define N 803\nunsigned vect_a[N];\nunsigned vect_b[N];\n\nunsigned test4(unsigned x)\n{\n unsigned ret = 0;\n for (int i = 0; i < N; i++)\n {\n vect_b[i] = x + i;\n if (vect_a[i] > x)\n break;\n vect_a[i] = x;\n\n }\n return ret;\n}\n\nWe generate for NEON:\n\ntest4:\n adrp x2, .LC0\n adrp x3, .LANCHOR0\n dup v2.4s, w0\n add x3, x3, :lo12:.LANCHOR0\n movi v4.4s, 0x4\n add x4, x3, 3216\n ldr q1, [x2, #:lo12:.LC0]\n mov x1, 0\n mov w2, 0\n .p2align 3,,7\n.L3:\n ldr q0, [x3, x1]\n add v3.4s, v1.4s, v2.4s\n add v1.4s, v1.4s, v4.4s\n cmhi v0.4s, v0.4s, v2.4s\n umaxp v0.4s, v0.4s, v0.4s\n fmov x5, d0\n cbnz x5, .L6\n add w2, w2, 1\n str q3, [x1, x4]\n str q2, [x3, x1]\n add x1, x1, 16\n cmp w2, 200\n bne .L3\n mov w7, 3\n.L2:\n lsl w2, w2, 2\n add x5, x3, 3216\n add w6, w2, w0\n sxtw x4, w2\n ldr w1, [x3, x4, lsl 2]\n str w6, [x5, x4, lsl 2]\n cmp w0, w1\n bcc .L4\n add w1, w2, 1\n str w0, [x3, x4, lsl 2]\n add w6, w1, w0\n sxtw x1, w1\n ldr w4, [x3, x1, lsl 2]\n str w6, [x5, x1, lsl 2]\n cmp w0, w4\n bcc .L4\n add w4, w2, 2\n str w0, [x3, x1, lsl 2]\n sxtw x1, w4\n add w6, w1, w0\n ldr w4, [x3, x1, lsl 2]\n str w6, [x5, x1, lsl 2]\n cmp w0, w4\n bcc .L4\n str w0, [x3, x1, lsl 2]\n add w2, w2, 3\n cmp w7, 3\n beq .L4\n sxtw x1, w2\n add w2, w2, w0\n ldr w4, [x3, x1, lsl 2]\n str w2, [x5, x1, lsl 2]\n cmp w0, w4\n bcc .L4\n str w0, [x3, x1, lsl 2]\n.L4:\n mov w0, 0\n ret\n .p2align 2,,3\n.L6:\n mov w7, 4\n b .L2\n\nand for SVE:\n\ntest4:\n adrp x2, .LANCHOR0\n add x2, x2, :lo12:.LANCHOR0\n add x5, x2, 3216\n mov x3, 0\n mov w1, 0\n cntw x4\n mov z1.s, w0\n index z0.s, #0, #1\n ptrue p1.b, all\n ptrue p0.s, all\n .p2align 3,,7\n.L3:\n ld1w z2.s, p1/z, [x2, x3, lsl 2]\n add z3.s, z0.s, z1.s\n cmplo p2.s, p0/z, z1.s, z2.s\n b.any .L2\n st1w z3.s, p1, [x5, x3, lsl 2]\n add w1, w1, 1\n st1w z1.s, p1, [x2, x3, lsl 2]\n add x3, x3, x4\n incw z0.s\n cmp w3, 803\n bls .L3\n.L5:\n mov w0, 0\n ret\n .p2align 2,,3\n.L2:\n cntw x5\n mul w1, w1, w5\n cbz w5, .L5\n sxtw x1, w1\n sub w5, w5, #1\n add x5, x5, x1\n add x6, x2, 3216\n b .L6\n .p2align 2,,3\n.L14:\n str w0, [x2, x1, lsl 2]\n cmp x1, x5\n beq .L5\n mov x1, x4\n.L6:\n ldr w3, [x2, x1, lsl 2]\n add w4, w0, w1\n str w4, [x6, x1, lsl 2]\n add x4, x1, 1\n cmp w0, w3\n bcs .L14\n mov w0, 0\n ret\n\nOn the workloads this work is based on we see between 2-3x performance uplift\nusing this patch.\n\nOutstanding issues:\n - The patch is fully functional but has two things I wonder about\n * In vect_transform_early_break should I just refactor vectorizable_comparison\n and use it to generate the condition body? That would also get the costing.\n * The testcase vect-early-break_2.c shows one form that currently doesn't work\n and crashes. The reason is that there's a mismatch between the types required\n to vectorize this. The vector loads cause multiple statements to be generated\n and thus require multiple comparisons. In this case 8 of them. However\n when determining ncopies the early exit uses a boolean mode and so ncopies\n is always 1. If I force it instead to determine ncopies based on it's\n operands instead of the final type then we get the conditonal vectorized\n but the it has a mismatch comparing integer vectors with boolean.\n It feels like I need some kind of boolean reductions here.. Should I just\n reject this form for now?\n\nBootstrapped Regtested on aarch64-none-linux-gnu, x86_64-pc-linux-gnu and issues\nmentioned above.\n\nOK enough design and implementation for GCC 13?\n\nThanks,\nTamar\n\ngcc/ChangeLog:\n\n\t* cfgloop.cc (normal_exit): New.\n\t* cfgloop.h (normal_exit): New.\n\t* doc/loop.texi (normal_exit): Document.\n\t* doc/sourcebuild.texi (vect_early_break): Document.\n\t* tree-scalar-evolution.cc (get_loop_exit_condition): Refactor.\n\t(get_edge_condition): New.\n\t* tree-scalar-evolution.h (get_edge_condition): new.\n\t* tree-vect-data-refs.cc (vect_enhance_data_refs_alignment): Get main\n\texit during peeling check.\n\t* tree-vect-loop-manip.cc\n\t(slpeel_tree_duplicate_loop_to_edge_cfg): Support copying CFGs with\n\tmultiple exits and place at the end.\n\t(vect_update_ivs_after_vectorizer): Skip on early exits.\n\t(vect_update_ivs_after_early_break): New.\n\t(gimple_find_last_mem_use): New.\n\t(slpeel_update_phi_nodes_for_loops, slpeel_update_phi_nodes_for_guard2,\n\tslpeel_update_phi_nodes_for_lcssa, vect_gen_vector_loop_niters_mult_vf,\n\tslpeel_can_duplicate_loop_p, vect_set_loop_condition_partial_vectors):\n\tUpdate for multiple exits.\n\t(vect_set_loop_condition, vect_set_loop_condition_normal): Update\n\tcondition for early exits.\n\t(vect_do_peeling): Peel for early breaks.\n\t* tree-vect-loop.cc (vect_get_loop_niters): Analyze and return all\n\texits.\n\t(vect_analyze_loop_form, vect_create_loop_vinfo): Analyze all conds.\n\t(vect_determine_partial_vectors_and_peeling): Suport multiple exits by\n\tpeeing.\n\t(vect_analyze_loop): Add anaysis for multiple exits.\n\t(move_early_exit_stmts, vect_transform_early_break,\n\tvalidate_early_exit_stmts, vectorizable_early_exit): New.\n\t(vectorizable_live_operation): Ignore early break statements.\n\t(scale_profile_for_vect_loop, vect_transform_loop): Support multiple\n\texits.\n\t* tree-vect-stmts.cc (vect_stmt_relevant_p): Analyze early breaks.\n\t(prepare_vec_mask): Expose.\n\t(vect_analyze_stmt, vect_transform_stmt, vect_is_simple_use,\n\tvect_get_vector_types_for_stmt): Support loop control/early exits.\n\t* tree-vectorizer.cc (pass_vectorize::execute): Record all exits for\n\tRPO.\n\t* tree-vectorizer.h (enum vect_def_type): Add vect_early_exit_def.\n\t(slpeel_can_duplicate_loop_p): Change loop to loop_vec_info.\n\t(struct vect_loop_form_info): Add loop conditions.\n\t(LOOP_VINFO_EARLY_BREAKS, vect_transform_early_break,\n\tvectorizable_early_exit): New.\n\t(prepare_vec_mask): New.\n\t(vec_info): Add early_breaks.\n\t(loop_vec_info_for_loop): Make loop const.\n\ngcc/testsuite/ChangeLog:\n\n\t* lib/target-supports.exp (vect_early_break): New.\n\t* g++.dg/vect/vect-early-break_1.cc: New test.\n\t* g++.dg/vect/vect-early-break_2.cc: New test.\n\t* g++.dg/vect/vect-early-break_3.cc: New test.\n\t* gcc.dg/vect/vect-early-break-run_1.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_10.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_2.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_3.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_4.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_5.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_6.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_7.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_8.c: New test.\n\t* gcc.dg/vect/vect-early-break-run_9.c: New test.\n\t* gcc.dg/vect/vect-early-break-template_1.c: New test.\n\t* gcc.dg/vect/vect-early-break-template_2.c: New test.\n\t* gcc.dg/vect/vect-early-break_1.c: New test.\n\t* gcc.dg/vect/vect-early-break_10.c: New test.\n\t* gcc.dg/vect/vect-early-break_11.c: New test.\n\t* gcc.dg/vect/vect-early-break_12.c: New test.\n\t* gcc.dg/vect/vect-early-break_13.c: New test.\n\t* gcc.dg/vect/vect-early-break_14.c: New test.\n\t* gcc.dg/vect/vect-early-break_15.c: New test.\n\t* gcc.dg/vect/vect-early-break_2.c: New test.\n\t* gcc.dg/vect/vect-early-break_3.c: New test.\n\t* gcc.dg/vect/vect-early-break_4.c: New test.\n\t* gcc.dg/vect/vect-early-break_5.c: New test.\n\t* gcc.dg/vect/vect-early-break_6.c: New test.\n\t* gcc.dg/vect/vect-early-break_7.c: New test.\n\t* gcc.dg/vect/vect-early-break_8.c: New test.\n\t* gcc.dg/vect/vect-early-break_9.c: New test.\n\n--- inline copy of patch -- \ndiff --git a/gcc/cfgloop.h b/gcc/cfgloop.h\nindex 528b1219bc37ad8f114d5cf381c0cff899db31ee..9c7f019a51abfe2de8e1dd7135dea2463b0256a0 100644\n\n\n\n\n--\ndiff --git a/gcc/cfgloop.h b/gcc/cfgloop.h\nindex 528b1219bc37ad8f114d5cf381c0cff899db31ee..9c7f019a51abfe2de8e1dd7135dea2463b0256a0 100644\n--- a/gcc/cfgloop.h\n+++ b/gcc/cfgloop.h\n@@ -385,6 +385,7 @@ extern basic_block *get_loop_body_in_custom_order (const class loop *, void *,\n \n extern auto_vec get_loop_exit_edges (const class loop *, basic_block * = NULL);\n extern edge single_exit (const class loop *);\n+extern edge normal_exit (const class loop *);\n extern edge single_likely_exit (class loop *loop, const vec &);\n extern unsigned num_loop_branches (const class loop *);\n \ndiff --git a/gcc/cfgloop.cc b/gcc/cfgloop.cc\nindex 57bf7b1855d4dd20fb3f42388124932d0ca2b48a..97a7373fb6d9514da602d5be01050f2ec66094bc 100644\n--- a/gcc/cfgloop.cc\n+++ b/gcc/cfgloop.cc\n@@ -1812,6 +1812,20 @@ single_exit (const class loop *loop)\n return NULL;\n }\n \n+/* Returns the normal exit edge of LOOP, or NULL if LOOP has either no exit.\n+ If loops do not have the exits recorded, NULL is returned always. */\n+\n+edge\n+normal_exit (const class loop *loop)\n+{\n+ struct loop_exit *exit = loop->exits->next;\n+\n+ if (!loops_state_satisfies_p (LOOPS_HAVE_RECORDED_EXITS))\n+ return NULL;\n+\n+ return exit->e;\n+}\n+\n /* Returns true when BB has an incoming edge exiting LOOP. */\n \n bool\ndiff --git a/gcc/doc/loop.texi b/gcc/doc/loop.texi\nindex 6e8657a074d2447db7ae9b75cbfbb71282b84287..e1de2ac40f87f879ab691f68bd41b3bc21a83bf7 100644\n--- a/gcc/doc/loop.texi\n+++ b/gcc/doc/loop.texi\n@@ -211,6 +211,10 @@ relation, and breath-first search order, respectively.\n @item @code{single_exit}: Returns the single exit edge of the loop, or\n @code{NULL} if the loop has more than one exit. You can only use this\n function if @code{LOOPS_HAVE_RECORDED_EXITS} is used.\n+function if LOOPS_HAVE_MARKED_SINGLE_EXITS property is used.\n+@item @code{normal_exit}: Returns the natural exit edge of the loop,\n+even if the loop has more than one exit. The natural exit is the exit\n+that would normally be taken where the loop to be fully executed.\n @item @code{get_loop_exit_edges}: Enumerates the exit edges of a loop.\n @item @code{just_once_each_iteration_p}: Returns true if the basic block\n is executed exactly once during each iteration of a loop (that is, it\n@@ -623,4 +627,4 @@ maximum verbosity the details of a data dependence relations array,\n @code{dump_dist_dir_vectors} prints only the classical distance and\n direction vectors for a data dependence relations array, and\n @code{dump_data_references} prints the details of the data references\n-contained in a data reference array.\n+contained in a data reference array\ndiff --git a/gcc/doc/sourcebuild.texi b/gcc/doc/sourcebuild.texi\nindex e21a1d381e05da1bfccb555068ea1dbeabd9fc79..16fa94ebf532d27cd9a3a45a7aad578ca6920496 100644\n--- a/gcc/doc/sourcebuild.texi\n+++ b/gcc/doc/sourcebuild.texi\n@@ -1640,6 +1640,10 @@ Target supports hardware vectors of @code{float} when\n @option{-funsafe-math-optimizations} is not in effect.\n This implies @code{vect_float}.\n \n+@item vect_early_break\n+Target supports hardware vectorization of loops with early breaks.\n+This requires an implementation of the cbranch optab for vectors.\n+\n @item vect_int\n Target supports hardware vectors of @code{int}.\n \ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6a83648ca36e2c8feeb78335fccf3f3b82a97d2e\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc\n@@ -0,0 +1,61 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+void fancy_abort(char *, int, const char *) __attribute__((__noreturn__));\n+template struct poly_int_pod { int coeffs[N]; };\n+template class poly_int : public poly_int_pod {\n+public:\n+ template poly_int &operator+=(const poly_int_pod &);\n+};\n+template \n+template \n+poly_int &poly_int::operator+=(const poly_int_pod &a) {\n+ for (int i = 0; i < N; i++)\n+ this->coeffs[i] += a.coeffs[i];\n+ return *this;\n+}\n+template \n+poly_int exact_div(poly_int_pod, Cb) {\n+ poly_int r;\n+ return r;\n+}\n+struct vec_prefix {\n+ unsigned m_num;\n+};\n+struct vl_ptr;\n+struct va_heap {\n+ typedef vl_ptr default_layout;\n+};\n+template \n+struct vec;\n+template struct vec {\n+ T &operator[](unsigned);\n+ vec_prefix m_vecpfx;\n+ T m_vecdata[];\n+};\n+template T &vec::operator[](unsigned ix) {\n+ m_vecpfx.m_num ? fancy_abort(\"\", 9, __FUNCTION__), 0 : 0;\n+ return m_vecdata[ix];\n+}\n+template struct vec {\n+ T &operator[](unsigned ix) { return m_vec[ix]; }\n+ vec m_vec;\n+};\n+class auto_vec : public vec, va_heap> {};\n+template class vector_builder : public auto_vec {};\n+class int_vector_builder : public vector_builder {\n+public:\n+ int_vector_builder(poly_int<2, long>, int, int);\n+};\n+bool vect_grouped_store_supported() {\n+ int i;\n+ poly_int<2, long> nelt;\n+ int_vector_builder sel(nelt, 2, 3);\n+ for (i = 0; i < 6; i++)\n+ sel[i] += exact_div(nelt, 2);\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6a83648ca36e2c8feeb78335fccf3f3b82a97d2e\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc\n@@ -0,0 +1,61 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+void fancy_abort(char *, int, const char *) __attribute__((__noreturn__));\n+template struct poly_int_pod { int coeffs[N]; };\n+template class poly_int : public poly_int_pod {\n+public:\n+ template poly_int &operator+=(const poly_int_pod &);\n+};\n+template \n+template \n+poly_int &poly_int::operator+=(const poly_int_pod &a) {\n+ for (int i = 0; i < N; i++)\n+ this->coeffs[i] += a.coeffs[i];\n+ return *this;\n+}\n+template \n+poly_int exact_div(poly_int_pod, Cb) {\n+ poly_int r;\n+ return r;\n+}\n+struct vec_prefix {\n+ unsigned m_num;\n+};\n+struct vl_ptr;\n+struct va_heap {\n+ typedef vl_ptr default_layout;\n+};\n+template \n+struct vec;\n+template struct vec {\n+ T &operator[](unsigned);\n+ vec_prefix m_vecpfx;\n+ T m_vecdata[];\n+};\n+template T &vec::operator[](unsigned ix) {\n+ m_vecpfx.m_num ? fancy_abort(\"\", 9, __FUNCTION__), 0 : 0;\n+ return m_vecdata[ix];\n+}\n+template struct vec {\n+ T &operator[](unsigned ix) { return m_vec[ix]; }\n+ vec m_vec;\n+};\n+class auto_vec : public vec, va_heap> {};\n+template class vector_builder : public auto_vec {};\n+class int_vector_builder : public vector_builder {\n+public:\n+ int_vector_builder(poly_int<2, long>, int, int);\n+};\n+bool vect_grouped_store_supported() {\n+ int i;\n+ poly_int<2, long> nelt;\n+ int_vector_builder sel(nelt, 2, 3);\n+ for (i = 0; i < 6; i++)\n+ sel[i] += exact_div(nelt, 2);\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a12e5ca434b2ac37c03dbaa12273fd8e5aa2018c\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc\n@@ -0,0 +1,16 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+int aarch64_advsimd_valid_immediate_hs_val32;\n+bool aarch64_advsimd_valid_immediate_hs() {\n+ for (int shift = 0; shift < 32; shift += 8)\n+ if (aarch64_advsimd_valid_immediate_hs_val32 & shift)\n+ return aarch64_advsimd_valid_immediate_hs_val32;\n+ for (;;)\n+ ;\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..2495b36a72eae94cb7abc4a0d17a5c979fd78083\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 0\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9bcd7f7e57ef9a1d4649d18569b3406050e54603\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 800\n+#define P 799\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..63f63101a467909f328be7f3acbc5bcb721967ff\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 802\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..626b95e9b8517081d41d794e9e0264d6301c8589\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 5\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..7e0e6426120551152a7bd800c15d9ed6ab15bada\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 278\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..242cf486f9c40055df0aef5fd238d1aff7a7c7da\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 800\n+#define P 799\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9fe7136b7213a463ca6573c60476b7c8f531ddcb\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 0\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..02f93d77dba31b938f6fd9e8c7f5e4acde4aeec9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 802\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a614925465606b54c638221ffb95a5e8d3bee797\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 5\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..94e2b9c301456eda8f9ad7eaa67604563f0afee7\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 278\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..af70a8e2a5a9dc9756edb5580f2de02ddcc95de9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c\n@@ -0,0 +1,47 @@\n+#ifndef N\n+#define N 803\n+#endif\n+\n+#ifndef P\n+#define P 0\n+#endif\n+\n+unsigned vect_a[N] = {0};\n+unsigned vect_b[N] = {0};\n+ \n+__attribute__((noipa, noinline))\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\n+\n+extern void abort ();\n+\n+int main ()\n+{\n+\n+ int x = 1;\n+ int idx = P;\n+ vect_a[idx] = x + 1;\n+\n+ test4(x);\n+\n+ if (vect_b[idx] != (x + idx))\n+ abort ();\n+\n+ if (vect_a[idx] != x + 1)\n+ abort ();\n+\n+ if (idx > 0 && vect_a[idx-1] != x)\n+ abort ();\n+\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..d0f924d904437e71567d27cc1f1089e5607dca0d\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c\n@@ -0,0 +1,50 @@\n+#ifndef N\n+#define N 803\n+#endif\n+\n+#ifndef P\n+#define P 0\n+#endif\n+\n+unsigned vect_a[N] = {0};\n+unsigned vect_b[N] = {0};\n+ \n+__attribute__((noipa, noinline))\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\n+\n+extern void abort ();\n+\n+int main ()\n+{\n+\n+ int x = 1;\n+ int idx = P;\n+ vect_a[idx] = x + 1;\n+\n+ unsigned res = test4(x);\n+\n+ if (res != idx)\n+ abort ();\n+\n+ if (vect_b[idx] != (x + idx))\n+ abort ();\n+\n+ if (vect_a[idx] != x + 1)\n+ abort ();\n+\n+ if (idx > 0 && vect_a[idx-1] != x)\n+ abort ();\n+\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..51e7d6489b99c25b9b4b3d1c839f98562b6d4dd7\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9e4ad1763202dfdab3ed7961ead5114fcc61a11b\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c\n@@ -0,0 +1,28 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x,int y, int z)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ }\n+\n+ ret = x + y * z;\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a613dd9909fb09278dd92a81a24ef854994a9890\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c\n@@ -0,0 +1,31 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x, int y)\n+{\n+ unsigned ret = 0;\n+for (int o = 0; o < y; o++)\n+{\n+ ret += o;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+}\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..cc10f3238f1cb8e1307e024a3ebcb5c25a39d1b2\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c\n@@ -0,0 +1,31 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x, int y)\n+{\n+ unsigned ret = 0;\n+for (int o = 0; o < y; o++)\n+{\n+ ret += o;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i];\n+ vect_a[i] = x;\n+ \n+ }\n+}\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6967b7395ed7c19e38a436d6edcfe7c1580c7113\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i] * x;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..03cce5cf6cadecb520b46be666bf608e3bc6a511\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c\n@@ -0,0 +1,25 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 803\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+int test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..dec6872e1115ff66695f5a500ffa7ca01c0f8d3a\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c\n@@ -0,0 +1,25 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 803\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+int test4(unsigned x)\n+{\n+ int ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..7268f6ae2485d0274fd85ea53cc1e44ef4b84d5c\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+complex double vect_a[N];\n+complex double vect_b[N];\n+ \n+complex double test4(complex double x)\n+{\n+ complex double ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] == x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..3c6d28bd2d6e6e794146baf89e43c3b70293b7d9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c\n@@ -0,0 +1,20 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+unsigned test4(char x, char *vect, int n)\n+{ \n+ unsigned ret = 0;\n+ for (int i = 0; i < n; i++)\n+ {\n+ if (vect[i] > x)\n+ return 1;\n+\n+ vect[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..216c56faf330449bf1969b7e51ff1e94270dc861\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c\n@@ -0,0 +1,23 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect[N];\n+\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ if (i > 16 && vect[i] > x)\n+ break;\n+\n+ vect[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..4a36d6979db1fd1f97ba2a290f78ac3b84f6de24\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c\n@@ -0,0 +1,24 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i];\n+ vect_a[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..09632d9afda7e07f1a8417514ef77356f00045bd\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c\n@@ -0,0 +1,26 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < (N/2); i+=2)\n+ {\n+ vect_b[i] = x + i;\n+ vect_b[i+1] = x + i+1;\n+ if (vect_a[i] > x || vect_a[i+1] > x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ vect_a[i+1] += x * vect_b[i+1]; \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..10fd8b42952c42f3d3a014da103931ca394423d5\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+complex double vect_a[N];\n+complex double vect_b[N];\n+ \n+complex double test4(complex double x)\n+{\n+ complex double ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] == x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..ae706b2952cfcecf20546a67a735b8d902cbb607\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+char vect_a[N];\n+char vect_b[N];\n+ \n+char test4(char x, char * restrict res)\n+{\n+ char ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ res[i] *= vect_b[i];\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..350f02f3c7caef457adbe1be802bba51cd818393\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_a[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp\nindex ccbbee847f755d6f30116d5b38e4027a998b48fd..5cbf54bd2a23dfdc5dc7b148b0dc6ed4c63814ae 100644\n--- a/gcc/testsuite/lib/target-supports.exp\n+++ b/gcc/testsuite/lib/target-supports.exp\n@@ -3645,6 +3645,18 @@ proc check_effective_target_vect_int { } {\n \t}}]\n }\n \n+# Return 1 if the target supports hardware vectorization of early breaks,\n+# 0 otherwise.\n+#\n+# This won't change for different subtargets so cache the result.\n+\n+proc check_effective_target_vect_early_break { } {\n+ return [check_cached_effective_target_indexed vect_early_break {\n+ expr {\n+\t([istarget aarch64*-*-*]\n+\t && [check_effective_target_aarch64_sve])\n+\t}}]\n+}\n # Return 1 if the target supports hardware vectorization of complex additions of\n # byte, 0 otherwise.\n #\ndiff --git a/gcc/tree-scalar-evolution.h b/gcc/tree-scalar-evolution.h\nindex 0f90207bc733db3cf85979d9b0b962aefa0831d6..5af7d2bba0d62195704a8d41ef6e600327169770 100644\n--- a/gcc/tree-scalar-evolution.h\n+++ b/gcc/tree-scalar-evolution.h\n@@ -23,6 +23,7 @@ along with GCC; see the file COPYING3. If not see\n \n extern tree number_of_latch_executions (class loop *);\n extern gcond *get_loop_exit_condition (const class loop *);\n+extern gcond *get_edge_condition (edge);\n \n extern void scev_initialize (void);\n extern bool scev_initialized_p (void);\ndiff --git a/gcc/tree-scalar-evolution.cc b/gcc/tree-scalar-evolution.cc\nindex 7e2a3e986619de87e4ae9daf16198be1f13b917c..3012871dd7f9a7d1897f96a29b1b0b28d90cb63f 100644\n--- a/gcc/tree-scalar-evolution.cc\n+++ b/gcc/tree-scalar-evolution.cc\n@@ -884,7 +884,7 @@ scev_dfs::add_to_evolution (tree chrec_before, enum tree_code code,\n return res;\n }\n \n-\n+\f\n /* Follow the ssa edge into the binary expression RHS0 CODE RHS1.\n Return true if the strongly connected component has been found. */\n \n@@ -1295,8 +1295,15 @@ tail_recurse:\n gcond *\n get_loop_exit_condition (const class loop *loop)\n {\n+ return get_edge_condition (normal_exit (loop));\n+}\n+\n+/* If the statement just before the EXIT_EDGE contains a condition then\n+ return the condition, otherwise NULL. */\n+\n+gcond *\n+get_edge_condition (edge exit_edge){\n gcond *res = NULL;\n- edge exit_edge = single_exit (loop);\n \n if (dump_file && (dump_flags & TDF_SCEV))\n fprintf (dump_file, \"(get_loop_exit_condition \\n \");\ndiff --git a/gcc/tree-vect-data-refs.cc b/gcc/tree-vect-data-refs.cc\nindex 4a23d6172aaa12ad7049dc626e5c4afbd5ca3f74..02e373171675432cd32c4a72440eebdff988bdcf 100644\n--- a/gcc/tree-vect-data-refs.cc\n+++ b/gcc/tree-vect-data-refs.cc\n@@ -2072,7 +2072,7 @@ vect_enhance_data_refs_alignment (loop_vec_info loop_vinfo)\n \n /* Check if we can possibly peel the loop. */\n if (!vect_can_advance_ivs_p (loop_vinfo)\n- || !slpeel_can_duplicate_loop_p (loop, single_exit (loop))\n+ || !slpeel_can_duplicate_loop_p (loop_vinfo, normal_exit (loop))\n || loop->inner)\n do_peeling = false;\n \ndiff --git a/gcc/tree-vect-loop-manip.cc b/gcc/tree-vect-loop-manip.cc\nindex 1d96130c985e2defd141cfdf602224c73b4b41f2..0b2a4920754d83aeb3795b435693d61adcfe92b6 100644\n--- a/gcc/tree-vect-loop-manip.cc\n+++ b/gcc/tree-vect-loop-manip.cc\n@@ -770,7 +770,7 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n add_header_seq (loop, header_seq);\n \n /* Get a boolean result that tells us whether to iterate. */\n- edge exit_edge = single_exit (loop);\n+ edge exit_edge = normal_exit (loop);\n tree_code code = (exit_edge->flags & EDGE_TRUE_VALUE) ? EQ_EXPR : NE_EXPR;\n tree zero_ctrl = build_zero_cst (TREE_TYPE (test_ctrl));\n gcond *cond_stmt = gimple_build_cond (code, test_ctrl, zero_ctrl,\n@@ -789,7 +789,7 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n if (final_iv)\n {\n gassign *assign = gimple_build_assign (final_iv, orig_niters);\n- gsi_insert_on_edge_immediate (single_exit (loop), assign);\n+ gsi_insert_on_edge_immediate (exit_edge, assign);\n }\n \n return cond_stmt;\n@@ -799,7 +799,8 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n loop handles exactly VF scalars per iteration. */\n \n static gcond *\n-vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n+vect_set_loop_condition_normal (loop_vec_info loop_vinfo,\n+\t\t\t\tclass loop *loop, tree niters, tree step,\n \t\t\t\ttree final_iv, bool niters_maybe_zero,\n \t\t\t\tgimple_stmt_iterator loop_cond_gsi)\n {\n@@ -807,7 +808,7 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n gcond *cond_stmt;\n gcond *orig_cond;\n edge pe = loop_preheader_edge (loop);\n- edge exit_edge = single_exit (loop);\n+ edge exit_edge = normal_exit (loop);\n gimple_stmt_iterator incr_gsi;\n bool insert_after;\n enum tree_code code;\n@@ -872,7 +873,11 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n \t In both cases the loop limit is NITERS - STEP. */\n gimple_seq seq = NULL;\n limit = force_gimple_operand (niters, &seq, true, NULL_TREE);\n- limit = gimple_build (&seq, MINUS_EXPR, TREE_TYPE (limit), limit, step);\n+ /* For VLA leave limit == niters. Though I wonder if maybe I should\n+\t force partial loops here and use vect_set_loop_condition_partial_vectors\n+\t instead. The problem is that the VL check is useless here. */\n+ if (!LOOP_VINFO_EARLY_BREAKS (loop_vinfo) && !LOOP_VINFO_NITERS_KNOWN_P (loop_vinfo))\n+\tlimit = gimple_build (&seq, MINUS_EXPR, TREE_TYPE (limit), limit, step);\n if (seq)\n \t{\n \t basic_block new_bb = gsi_insert_seq_on_edge_immediate (pe, seq);\n@@ -907,7 +912,8 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n gsi_insert_before (&loop_cond_gsi, cond_stmt, GSI_SAME_STMT);\n \n /* Record the number of latch iterations. */\n- if (limit == niters)\n+ if (limit == niters\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n /* Case A: the loop iterates NITERS times. Subtract one to get the\n latch count. */\n loop->nb_iterations = fold_build2 (MINUS_EXPR, niters_type, niters,\n@@ -918,10 +924,17 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n loop->nb_iterations = fold_build2 (TRUNC_DIV_EXPR, niters_type,\n \t\t\t\t limit, step);\n \n- if (final_iv)\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ /* For multiple exits we've already maintained LCSSA form and handled\n+ the scalar iteration update in the code that deals with the merge\n+ block and its updated guard. I could move that code here instead\n+ of in vect_update_ivs_after_early_break but I have to still deal\n+ with the updates to the counter `i`. So for now I'll keep them\n+ together. */\n+ if (final_iv && exits.length () == 1)\n {\n gassign *assign;\n- edge exit = single_exit (loop);\n+ edge exit = normal_exit (loop);\n gcc_assert (single_pred_p (exit->dest));\n tree phi_dest\n \t= integer_zerop (init) ? final_iv : copy_ssa_name (indx_after_incr);\n@@ -972,13 +985,15 @@ vect_set_loop_condition (class loop *loop, loop_vec_info loop_vinfo,\n gcond *orig_cond = get_loop_exit_condition (loop);\n gimple_stmt_iterator loop_cond_gsi = gsi_for_stmt (orig_cond);\n \n- if (loop_vinfo && LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo))\n+ if (loop_vinfo\n+ && LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo))\n cond_stmt = vect_set_loop_condition_partial_vectors (loop, loop_vinfo,\n \t\t\t\t\t\t\t niters, final_iv,\n \t\t\t\t\t\t\t niters_maybe_zero,\n \t\t\t\t\t\t\t loop_cond_gsi);\n else\n- cond_stmt = vect_set_loop_condition_normal (loop, niters, step, final_iv,\n+ cond_stmt = vect_set_loop_condition_normal (loop_vinfo, loop, niters,\n+\t\t\t\t\t\tstep, final_iv,\n \t\t\t\t\t\tniters_maybe_zero,\n \t\t\t\t\t\tloop_cond_gsi);\n \n@@ -1066,7 +1081,7 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n edge exit, new_exit;\n bool duplicate_outer_loop = false;\n \n- exit = single_exit (loop);\n+ exit = normal_exit (loop);\n at_exit = (e == exit);\n if (!at_exit && e != loop_preheader_edge (loop))\n return NULL;\n@@ -1104,11 +1119,11 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n bbs[0] = preheader;\n new_bbs = XNEWVEC (basic_block, scalar_loop->num_nodes + 1);\n \n- exit = single_exit (scalar_loop);\n+ exit = normal_exit (scalar_loop);\n copy_bbs (bbs, scalar_loop->num_nodes + 1, new_bbs,\n \t &exit, 1, &new_exit, NULL,\n \t at_exit ? loop->latch : e->src, true);\n- exit = single_exit (loop);\n+ exit = normal_exit (loop);\n basic_block new_preheader = new_bbs[0];\n \n /* Before installing PHI arguments make sure that the edges\n@@ -1176,11 +1191,53 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n \t add_phi_arg (phi, orig_arg, new_exit, orig_locus);\n \t }\n \t}\n+\n+ /* If have multiple exist, we now need to point the additional exits\n+\t from the old loop to the loop pre-header of the new copied loop.\n+\t Currently we only support simple early break vectorization so all\n+\t additional exits must exit the loop. Additionally we can only place\n+\t copies at the end. i.e. we cannot do prologue peeling. */\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ bool multiple_exits_p = exits.length () > 1;\n+\n+ /* Check to see if all of the exits point to the loop header. If they\n+\t don't then we have an intermediate BB that's no longer useful after\n+\t the copy and we should remove it. */\n+ bool imm_exit = true;\n+ for (auto exit : exits)\n+\t{\n+\t imm_exit = imm_exit && exit->dest == loop->header;\n+\t if (!imm_exit)\n+\t break;\n+\t}\n+\n+ for (unsigned i = 1; i < exits.length (); i++)\n+\t{\n+\t redirect_edge_and_branch (exits[i], new_preheader);\n+\t flush_pending_stmts (exits[i]);\n+\t}\n+\n+ /* Main exit must be the last to be rewritten as it's the first phi node\n+\t entry. The rest are in array order. */\n redirect_edge_and_branch_force (e, new_preheader);\n flush_pending_stmts (e);\n- set_immediate_dominator (CDI_DOMINATORS, new_preheader, e->src);\n+\n+ /* Only update the dominators of the new_preheader to the old exit if\n+\t we have effectively a single exit. */\n+ if (!multiple_exits_p\n+\t || exits[1]->src != EDGE_PRED (exits[0]->src, 0)->src)\n+ set_immediate_dominator (CDI_DOMINATORS, new_preheader, e->src);\n+ else\n+\tset_immediate_dominator (CDI_DOMINATORS, new_preheader, exits[1]->src);\n+\n+ auto_vec new_exits = get_loop_exit_edges (new_loop);\n if (was_imm_dom || duplicate_outer_loop)\n-\tset_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exit->src);\n+\t{\n+\t if (!multiple_exits_p)\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exit->src);\n+\t else\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exits[1]->src);\n+\t}\n \n /* And remove the non-necessary forwarder again. Keep the other\n one so we have a proper pre-header for the loop at the exit edge. */\n@@ -1189,6 +1246,39 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n delete_basic_block (preheader);\n set_immediate_dominator (CDI_DOMINATORS, scalar_loop->header,\n \t\t\t loop_preheader_edge (scalar_loop)->src);\n+\n+ /* Finally after wiring the new epilogue we need to update its main exit\n+\t to the original function exit we recorded. Other exits are already\n+\t correct. */\n+ if (!imm_exit && multiple_exits_p)\n+\t{\n+\t /* For now we expect at most a single successor here, but we might be\n+\t able to extend this to multiple. */\n+\t if (single_succ_p (new_exit->dest) && single_pred_p (new_exit->dest))\n+\t {\n+\t edge exit_edge = single_succ_edge (new_exit->dest);\n+\t /* Now correct the dominators that were messed up during the copying\n+\t\t as the CFG was tweaked a bit. */\n+\t /* The main exit is now dominated by a new fall through edge. */\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_edge->src,\n+\t\t\t\t new_exits[0]->src);\n+\t /* If this is a fall through edge then don't update doms. */\n+\t if (!empty_block_p (exit_edge->src))\n+\t\tset_immediate_dominator (CDI_DOMINATORS, exit_edge->dest,\n+\t\t\t\t\t new_exits[1]->src);\n+\t }\n+\n+\t /* The exits from the BB with the early exit dominate the new function\n+\t exit edge and also the second part of the loop. The edges were\n+\t copied correctly but the doms are wrong because during the copying\n+\t some of the intermediate edges are rewritten. */\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[0]->src,\n+\t\t\t\t new_exits[1]->src);\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[0]->dest,\n+\t\t\t\t new_exits[0]->src);\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[1]->dest,\n+\t\t\t\t new_exits[1]->src);\n+\t}\n }\n else /* Add the copy at entry. */\n {\n@@ -1310,20 +1400,24 @@ slpeel_add_loop_guard (basic_block guard_bb, tree cond,\n */\n \n bool\n-slpeel_can_duplicate_loop_p (const class loop *loop, const_edge e)\n+slpeel_can_duplicate_loop_p (const loop_vec_info loop_vinfo, const_edge e)\n {\n- edge exit_e = single_exit (loop);\n+ class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n+ edge exit_e = normal_exit (loop);\n edge entry_e = loop_preheader_edge (loop);\n gcond *orig_cond = get_loop_exit_condition (loop);\n gimple_stmt_iterator loop_exit_gsi = gsi_last_bb (exit_e->src);\n unsigned int num_bb = loop->inner? 5 : 2;\n \n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ num_bb += 1;\n+\n /* All loops have an outer scope; the only case loop->outer is NULL is for\n the function itself. */\n if (!loop_outer (loop)\n || loop->num_nodes != num_bb\n || !empty_block_p (loop->latch)\n- || !single_exit (loop)\n+ || (!single_exit (loop) && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n /* Verify that new loop exit condition can be trivially modified. */\n || (!orig_cond || orig_cond != gsi_stmt (loop_exit_gsi))\n || (e != exit_e && e != entry_e))\n@@ -1528,6 +1622,12 @@ vect_update_ivs_after_vectorizer (loop_vec_info loop_vinfo,\n gphi_iterator gsi, gsi1;\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n basic_block update_bb = update_e->dest;\n+\n+ /* For early exits we'll update the IVs in\n+ vect_update_ivs_after_early_break. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ return;\n+\n basic_block exit_bb = single_exit (loop)->dest;\n \n /* Make sure there exists a single-predecessor exit bb: */\n@@ -1613,6 +1713,186 @@ vect_update_ivs_after_vectorizer (loop_vec_info loop_vinfo,\n /* Fix phi expressions in the successor bb. */\n adjust_phi_and_debug_stmts (phi1, update_e, ni_name);\n }\n+ return;\n+}\n+\n+/* Function vect_update_ivs_after_early_break.\n+\n+ \"Advance\" the induction variables of LOOP to the value they should take\n+ after the execution of LOOP. This is currently necessary because the\n+ vectorizer does not handle induction variables that are used after the\n+ loop. Such a situation occurs when the last iterations of LOOP are\n+ peeled, because of the early exit. With an early exit we always peel the\n+ loop.\n+\n+ Input:\n+ - LOOP_VINFO - a loop info structure for the loop that is going to be\n+\t\t vectorized. The last few iterations of LOOP were peeled.\n+ - LOOP - a loop that is going to be vectorized. The last few iterations\n+\t of LOOP were peeled.\n+ - VF - The loop vectorization factor.\n+ - NITERS_ORIG - the number of iterations that LOOP executes (before it is\n+\t\t vectorized). i.e, the number of times the ivs should be\n+\t\t bumped.\n+ - NITERS_VECTOR - The number of iterations that the vector LOOP executes.\n+ - UPDATE_E - a successor edge of LOOP->exit that is on the (only) path\n+\t\t coming out from LOOP on which there are uses of the LOOP ivs\n+\t\t (this is the path from LOOP->exit to epilog_loop->preheader).\n+\n+\t\t The new definitions of the ivs are placed in LOOP->exit.\n+\t\t The phi args associated with the edge UPDATE_E in the bb\n+\t\t UPDATE_E->dest are updated accordingly.\n+\n+ Output:\n+ - If available, the LCSSA phi node for the loop IV temp.\n+\n+ Assumption 1: Like the rest of the vectorizer, this function assumes\n+ a single loop exit that has a single predecessor.\n+\n+ Assumption 2: The phi nodes in the LOOP header and in update_bb are\n+ organized in the same order.\n+\n+ Assumption 3: The access function of the ivs is simple enough (see\n+ vect_can_advance_ivs_p). This assumption will be relaxed in the future.\n+\n+ Assumption 4: Exactly one of the successors of LOOP exit-bb is on a path\n+ coming out of LOOP on which the ivs of LOOP are used (this is the path\n+ that leads to the epilog loop; other paths skip the epilog loop). This\n+ path starts with the edge UPDATE_E, and its destination (denoted update_bb)\n+ needs to have its phis updated.\n+ */\n+\n+static tree\n+vect_update_ivs_after_early_break (loop_vec_info loop_vinfo, class loop *,\n+\t\t\t\t poly_int64 vf, tree niters_orig,\n+\t\t\t\t tree niters_vector, edge update_e)\n+{\n+ gphi_iterator gsi, gsi1;\n+ tree ni_name, ivtmp = NULL;\n+ class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n+ basic_block update_bb = update_e->dest;\n+ auto_vec exits = get_loop_exit_edges (loop);\n+\n+ basic_block exit_bb = exits[0]->dest;\n+\n+ if (!LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ return NULL;\n+\n+ for (gsi = gsi_start_phis (loop->header), gsi1 = gsi_start_phis (update_bb);\n+ !gsi_end_p (gsi) && !gsi_end_p (gsi1);\n+ gsi_next (&gsi), gsi_next (&gsi1))\n+ {\n+ tree init_expr;\n+ tree step_expr;\n+ tree type;\n+ tree var, ni;\n+ gimple_stmt_iterator last_gsi;\n+\n+ gphi *phi = gsi1.phi ();\n+ tree phi_ssa = PHI_ARG_DEF_FROM_EDGE (phi, loop_preheader_edge (loop));\n+ gphi *phi1 = as_a (SSA_NAME_DEF_STMT (phi_ssa));\n+ stmt_vec_info phi_info = loop_vinfo->lookup_stmt (gsi.phi ());\n+ if (dump_enabled_p ())\n+\tdump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"vect_update_ivs_after_early_break: phi: %G\",\n+\t\t\t (gimple *)phi);\n+\n+ /* Skip reduction and virtual phis. */\n+ if (!iv_phi_p (phi_info))\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"reduc or virtual phi. skip.\\n\");\n+\t continue;\n+\t}\n+\n+ /* For multiple exits where we handle early exits we need to carry on\n+\t with the previous IV as loop iteration was not done because we exited\n+\t early. As such just grab the original IV. */\n+ if (STMT_VINFO_TYPE (phi_info) != undef_vec_info_type)\n+\t{\n+\t type = TREE_TYPE (gimple_phi_result (phi));\n+\t step_expr = STMT_VINFO_LOOP_PHI_EVOLUTION_PART (phi_info);\n+\t step_expr = unshare_expr (step_expr);\n+\n+\t /* We previously generated the new merged phi in the same BB as the\n+\t guard. So use that to perform the scaling on rather than the\n+\t normal loop phi which don't take the early breaks into account. */\n+\t init_expr = gimple_phi_result (phi1); //PHI_ARG_DEF_FROM_EDGE (phi1, loop_preheader_edge (loop));\n+\n+\t ni = fold_build2 (MULT_EXPR, TREE_TYPE (step_expr),\n+\t\t\t fold_convert (TREE_TYPE (step_expr), init_expr),\n+\t\t\t build_int_cst (TREE_TYPE (step_expr), vf));\n+\n+\t var = create_tmp_var (type, \"tmp\");\n+\n+\t last_gsi = gsi_last_bb (exit_bb);\n+\t gimple_seq new_stmts = NULL;\n+\t ni_name = force_gimple_operand (ni, &new_stmts, false, var);\n+\t /* Exit_bb shouldn't be empty. */\n+\t if (!gsi_end_p (last_gsi))\n+\t gsi_insert_seq_after (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\t else\n+\t gsi_insert_seq_before (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\n+\t /* Fix phi expressions in the successor bb. */\n+\t adjust_phi_and_debug_stmts (phi, update_e, ni_name);\n+\t}\n+ else if (STMT_VINFO_TYPE (phi_info) == undef_vec_info_type)\n+\t{\n+\t type = TREE_TYPE (gimple_phi_result (phi));\n+\t step_expr = STMT_VINFO_LOOP_PHI_EVOLUTION_PART (phi_info);\n+\t step_expr = unshare_expr (step_expr);\n+\n+\t /* We previously generated the new merged phi in the same BB as the\n+\t guard. So use that to perform the scaling on rather than the\n+\t normal loop phi which don't take the early breaks into account. */\n+\t init_expr = PHI_ARG_DEF_FROM_EDGE (phi1, loop_preheader_edge (loop));\n+\n+\t if (vf.is_constant ())\n+\t {\n+\t ni = fold_build2 (MULT_EXPR, TREE_TYPE (step_expr),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr),\n+\t\t\t\t\t niters_vector),\n+\t\t\t\tbuild_int_cst (TREE_TYPE (step_expr), vf));\n+\n+\t ni = fold_build2 (MINUS_EXPR, TREE_TYPE (step_expr),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr),\n+\t\t\t\t\t niters_orig),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr), ni));\n+\t }\n+\t else\n+\t /* If the loop's VF isn't constant then the loop must have been\n+\t masked, so at the end of the loop we know we have finished\n+\t the entire loop and found nothing. */\n+\t ni = build_zero_cst (TREE_TYPE (step_expr));\n+\n+\t gcc_assert (TREE_CODE (ni) == INTEGER_CST);\n+\n+\t var = create_tmp_var (type, \"tmp\");\n+\n+\t last_gsi = gsi_last_bb (exit_bb);\n+\t gimple_seq new_stmts = NULL;\n+\t ni_name = force_gimple_operand (ni, &new_stmts, false, var);\n+\t /* Exit_bb shouldn't be empty. */\n+\t if (!gsi_end_p (last_gsi))\n+\t gsi_insert_seq_after (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\t else\n+\t gsi_insert_seq_before (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\n+\t adjust_phi_and_debug_stmts (phi1, update_e, ni_name);\n+\n+\t for (unsigned i = 1; i < exits.length (); i++)\n+\t adjust_phi_and_debug_stmts (phi1, exits[i],\n+\t\t\t\t\tbuild_int_cst (TREE_TYPE (step_expr),\n+\t\t\t\t\t\t vf));\n+\t ivtmp = gimple_phi_result (phi1);\n+\t}\n+ else\n+\tcontinue;\n+ }\n+\n+ return ivtmp;\n }\n \n /* Return a gimple value containing the misalignment (measured in vector\n@@ -2096,7 +2376,7 @@ vect_gen_vector_loop_niters_mult_vf (loop_vec_info loop_vinfo,\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n tree type = TREE_TYPE (niters_vector);\n tree log_vf = build_int_cst (type, exact_log2 (vf));\n- basic_block exit_bb = single_exit (loop)->dest;\n+ basic_block exit_bb = normal_exit (loop)->dest;\n \n gcc_assert (niters_vector_mult_vf_ptr != NULL);\n tree niters_vector_mult_vf = fold_build2 (LSHIFT_EXPR, type,\n@@ -2123,19 +2403,46 @@ find_guard_arg (class loop *loop, class loop *epilog ATTRIBUTE_UNUSED,\n \t\tgphi *lcssa_phi)\n {\n gphi_iterator gsi;\n- edge e = single_exit (loop);\n+ edge e = normal_exit (loop);\n \n- gcc_assert (single_pred_p (e->dest));\n for (gsi = gsi_start_phis (e->dest); !gsi_end_p (gsi); gsi_next (&gsi))\n {\n gphi *phi = gsi.phi ();\n- if (operand_equal_p (PHI_ARG_DEF (phi, 0),\n-\t\t\t PHI_ARG_DEF (lcssa_phi, 0), 0))\n+ /* Nested loops with multiple exits can have different no# phi node\n+\t arguments between the main loop and epilog as epilog falls to the\n+\t second loop. */\n+ if (gimple_phi_num_args (phi) > e->dest_idx\n+\t && operand_equal_p (PHI_ARG_DEF (phi, e->dest_idx),\n+\t\t\t PHI_ARG_DEF (lcssa_phi, 0), 0))\n \treturn PHI_RESULT (phi);\n }\n return NULL_TREE;\n }\n \n+/* Starting from the current edge walk all instructions and find the last\n+ VUSE/VDEF in the basic block. */\n+\n+static tree\n+gimple_find_last_mem_use (edge e)\n+{\n+ basic_block bb = e->src;\n+ tree res = NULL;\n+ gimple_stmt_iterator iter = gsi_last_bb (bb);\n+ do\n+ {\n+ gimple *stmt = gsi_stmt (iter);\n+ if ((res = gimple_vdef (stmt)))\n+ return res;\n+\n+ if ((res = gimple_vuse (stmt)))\n+ return res;\n+\n+ gsi_prev (&iter);\n+ } while (!gsi_end_p (iter));\n+\n+ return NULL;\n+}\n+\n /* Function slpeel_tree_duplicate_loop_to_edge_cfg duplciates FIRST/SECOND\n from SECOND/FIRST and puts it at the original loop's preheader/exit\n edge, the two loops are arranged as below:\n@@ -2185,6 +2492,7 @@ find_guard_arg (class loop *loop, class loop *epilog ATTRIBUTE_UNUSED,\n static void\n slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \t\t\t\t class loop *first, class loop *second,\n+\t\t\t\t tree *lcssa_ivtmp,\n \t\t\t\t bool create_lcssa_for_iv_phis)\n {\n gphi_iterator gsi_update, gsi_orig;\n@@ -2192,10 +2500,18 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \n edge first_latch_e = EDGE_SUCC (first->latch, 0);\n edge second_preheader_e = loop_preheader_edge (second);\n- basic_block between_bb = single_exit (first)->dest;\n+ auto_vec exits = get_loop_exit_edges (first);\n+ basic_block between_bb = exits[0]->dest;\n+\n+ bool early_exit = LOOP_VINFO_EARLY_BREAKS (loop_vinfo);\n+ /* For early exits when we create the merge BB we must maintain it in\n+ LCSSA form, otherwise the final vectorizer passes will create the\n+ wrong PHI nodes here. */\n+ create_lcssa_for_iv_phis = create_lcssa_for_iv_phis || early_exit;\n \n gcc_assert (between_bb == second_preheader_e->src);\n- gcc_assert (single_pred_p (between_bb) && single_succ_p (between_bb));\n+ gcc_assert ((single_pred_p (between_bb) && single_succ_p (between_bb))\n+\t || early_exit);\n /* Either the first loop or the second is the loop to be vectorized. */\n gcc_assert (loop == first || loop == second);\n \n@@ -2215,10 +2531,40 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \t{\n \t tree new_res = copy_ssa_name (PHI_RESULT (orig_phi));\n \t gphi *lcssa_phi = create_phi_node (new_res, between_bb);\n-\t add_phi_arg (lcssa_phi, arg, single_exit (first), UNKNOWN_LOCATION);\n+\n+\t /* The first exit is always the loop latch, so handle that\n+\t seperately. */\n+\t gcc_assert (arg);\n+\t add_phi_arg (lcssa_phi, arg, exits[0], UNKNOWN_LOCATION);\n+\n+\t /* The early exits are processed in order starting from exit 1. */\n+\t for (unsigned i = 1; i < exits.length (); i++)\n+\t {\n+\t tree phi_arg;\n+\t if (iv_phi_p (vect_phi_info))\n+\t\t/* For induction values just copy the previous one as the\n+\t\t current iteration did not finish. We'll update as needed\n+\t\t later on. */\n+\t\tphi_arg = gimple_phi_result (orig_phi);\n+\t else\n+\t\tphi_arg = gimple_find_last_mem_use (exits[i]);\n+\t /* If we didn't find any just copy the existing one and leave\n+\t\t it to the others to fix it up. */\n+\t if (!phi_arg)\n+\t\tphi_arg = gimple_phi_result (orig_phi);\n+\t add_phi_arg (lcssa_phi, phi_arg, exits[i], UNKNOWN_LOCATION);\n+\t }\n \t arg = new_res;\n \t}\n \n+ /* Normally able to distinguish between the iterator counter and the\n+\t ivtemps bu looking at the STMT_VINFO_TYPE of the phi node.\n+\t however for some reason this isn't consistently set. Is there a\n+\t better way??. */\n+ if (lcssa_ivtmp\n+\t && iv_phi_p (vect_phi_info))\n+\t*lcssa_ivtmp = arg;\n+\n /* Update PHI node in the second loop by replacing arg on the loop's\n \t incoming edge. */\n adjust_phi_and_debug_stmts (update_phi, second_preheader_e, arg);\n@@ -2228,7 +2574,8 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n for correct vectorization of live stmts. */\n if (loop == first)\n {\n- basic_block orig_exit = single_exit (second)->dest;\n+ auto_vec new_exits = get_loop_exit_edges (second);\n+ basic_block orig_exit = new_exits[0]->dest;\n for (gsi_orig = gsi_start_phis (orig_exit);\n \t !gsi_end_p (gsi_orig); gsi_next (&gsi_orig))\n \t{\n@@ -2243,7 +2590,15 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \n \t tree new_res = copy_ssa_name (orig_arg);\n \t gphi *lcphi = create_phi_node (new_res, between_bb);\n-\t add_phi_arg (lcphi, orig_arg, single_exit (first), UNKNOWN_LOCATION);\n+\t /* The first exit is always the loop latch, so handle that\n+\t seperately. */\n+\t add_phi_arg (lcphi, orig_arg, new_exits[0], UNKNOWN_LOCATION);\n+\t /* The early exits are processed in order starting from exit 1. */\n+\t for (unsigned i = 1; i < new_exits.length (); i++)\n+\t {\n+\t tree phi_arg = gimple_phi_result (orig_phi);\n+\t add_phi_arg (lcphi, phi_arg, exits[i], UNKNOWN_LOCATION);\n+\t }\n \t}\n }\n }\n@@ -2393,13 +2748,11 @@ slpeel_update_phi_nodes_for_guard2 (class loop *loop, class loop *epilog,\n gcc_assert (single_succ_p (merge_bb));\n edge e = single_succ_edge (merge_bb);\n basic_block exit_bb = e->dest;\n- gcc_assert (single_pred_p (exit_bb));\n- gcc_assert (single_pred (exit_bb) == single_exit (epilog)->dest);\n \n for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n {\n gphi *update_phi = gsi.phi ();\n- tree old_arg = PHI_ARG_DEF (update_phi, 0);\n+ tree old_arg = PHI_ARG_DEF (update_phi, e->dest_idx);\n \n tree merge_arg = NULL_TREE;\n \n@@ -2438,12 +2791,14 @@ static void\n slpeel_update_phi_nodes_for_lcssa (class loop *epilog)\n {\n gphi_iterator gsi;\n- basic_block exit_bb = single_exit (epilog)->dest;\n+ auto_vec exits = get_loop_exit_edges (epilog);\n \n- gcc_assert (single_pred_p (exit_bb));\n- edge e = EDGE_PRED (exit_bb, 0);\n- for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n- rename_use_op (PHI_ARG_DEF_PTR_FROM_EDGE (gsi.phi (), e));\n+ for (unsigned i = 0; i < exits.length (); i++)\n+ {\n+ basic_block exit_bb = exits[i]->dest;\n+ for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n+\trename_use_op (PHI_ARG_DEF_PTR_FROM_EDGE (gsi.phi (), exits[i]));\n+ }\n }\n \n /* EPILOGUE_VINFO is an epilogue loop that we now know would need to\n@@ -2621,6 +2976,14 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n bound_epilog += vf - 1;\n if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo))\n bound_epilog += 1;\n+ /* For early breaks the scalar loop needs to execute at most VF times\n+ to find the element that caused the break. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ {\n+ bound_epilog = vf;\n+ /* Force a scalar epilogue as we can't vectorize the index finding. */\n+ vect_epilogues = false;\n+ }\n bool epilog_peeling = maybe_ne (bound_epilog, 0U);\n poly_uint64 bound_scalar = bound_epilog;\n \n@@ -2780,16 +3143,24 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t\t\t\t bound_prolog + bound_epilog)\n \t\t : (!LOOP_REQUIRES_VERSIONING (loop_vinfo)\n \t\t\t || vect_epilogues));\n+\n+ /* We only support early break vectorization on known bounds at this time.\n+ This means that if the vector loop can't be entered then we won't generate\n+ it at all. So for now force skip_vector off because the additional control\n+ flow messes with the BB exits and we've already analyzed them. */\n+ skip_vector = skip_vector && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo);\n+\n /* Epilog loop must be executed if the number of iterations for epilog\n loop is known at compile time, otherwise we need to add a check at\n the end of vector loop and skip to the end of epilog loop. */\n bool skip_epilog = (prolog_peeling < 0\n \t\t || !LOOP_VINFO_NITERS_KNOWN_P (loop_vinfo)\n \t\t || !vf.is_constant ());\n- /* PEELING_FOR_GAPS is special because epilog loop must be executed. */\n- if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo))\n+ /* PEELING_FOR_GAPS and peeling for early breaks are special because epilog\n+ loop must be executed. */\n+ if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo)\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n skip_epilog = false;\n-\n class loop *scalar_loop = LOOP_VINFO_SCALAR_LOOP (loop_vinfo);\n auto_vec original_counts;\n basic_block *original_bbs = NULL;\n@@ -2828,7 +3199,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n if (prolog_peeling)\n {\n e = loop_preheader_edge (loop);\n- if (!slpeel_can_duplicate_loop_p (loop, e))\n+ if (!slpeel_can_duplicate_loop_p (loop_vinfo, e))\n \t{\n \t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n \t\t\t \"loop can't be duplicated to preheader edge.\\n\");\n@@ -2843,7 +3214,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t gcc_unreachable ();\n \t}\n prolog->force_vectorize = false;\n- slpeel_update_phi_nodes_for_loops (loop_vinfo, prolog, loop, true);\n+ slpeel_update_phi_nodes_for_loops (loop_vinfo, prolog, loop, NULL, true);\n first_loop = prolog;\n reset_original_copy_tables ();\n \n@@ -2902,11 +3273,13 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \n if (epilog_peeling)\n {\n- e = single_exit (loop);\n- if (!slpeel_can_duplicate_loop_p (loop, e))\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ e = exits[0];\n+ if (!slpeel_can_duplicate_loop_p (loop_vinfo, e))\n \t{\n-\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n-\t\t\t \"loop can't be duplicated to exit edge.\\n\");\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n+\t\t\t \"loop can't be duplicated to exit edge.\\n\");\n \t gcc_unreachable ();\n \t}\n /* Peel epilog and put it on exit edge of loop. If we are vectorizing\n@@ -2920,12 +3293,16 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n epilog = slpeel_tree_duplicate_loop_to_edge_cfg (loop, epilog, e);\n if (!epilog)\n \t{\n-\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n-\t\t\t \"slpeel_tree_duplicate_loop_to_edge_cfg failed.\\n\");\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n+\t\t\t \"slpeel_tree_duplicate_loop_to_edge_cfg failed.\\n\");\n \t gcc_unreachable ();\n \t}\n epilog->force_vectorize = false;\n- slpeel_update_phi_nodes_for_loops (loop_vinfo, loop, epilog, false);\n+\n+ tree early_break_iv_name;\n+ slpeel_update_phi_nodes_for_loops (loop_vinfo, loop, epilog,\n+\t\t\t\t\t &early_break_iv_name, false);\n \n /* Scalar version loop may be preferred. In this case, add guard\n \t and skip to epilog. Note this only happens when the number of\n@@ -2978,6 +3355,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n vect_gen_vector_loop_niters (loop_vinfo, niters,\n \t\t\t\t niters_vector, step_vector,\n \t\t\t\t niters_no_overflow);\n+\n if (!integer_onep (*step_vector))\n \t{\n \t /* On exit from the loop we will have an easy way of calcalating\n@@ -2987,9 +3365,13 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t SSA_NAME_DEF_STMT (niters_vector_mult_vf) = gimple_build_nop ();\n \t *niters_vector_mult_vf_var = niters_vector_mult_vf;\n \t}\n+ else if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\tvect_gen_vector_loop_niters_mult_vf (loop_vinfo, early_break_iv_name,\n+\t\t\t\t\t &niters_vector_mult_vf);\n else\n \tvect_gen_vector_loop_niters_mult_vf (loop_vinfo, *niters_vector,\n \t\t\t\t\t &niters_vector_mult_vf);\n+\n /* Update IVs of original loop as if they were advanced by\n \t niters_vector_mult_vf steps. */\n gcc_checking_assert (vect_can_advance_ivs_p (loop_vinfo));\n@@ -2997,12 +3379,97 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n vect_update_ivs_after_vectorizer (loop_vinfo, niters_vector_mult_vf,\n \t\t\t\t\tupdate_e);\n \n+ /* For early breaks we must create a guard to check how many iterations\n+\t of the scalar loop are yet to be performed. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\t{\n+\t gcc_assert (early_break_iv_name);\n+\t tree ivtmp =\n+\t vect_update_ivs_after_early_break (loop_vinfo, epilog, vf, niters,\n+\t\t\t\t\t *niters_vector, update_e);\n+\n+\t tree guard_cond = fold_build2 (EQ_EXPR, boolean_type_node,\n+\t\t\t\t\t fold_convert (TREE_TYPE (niters),\n+\t\t\t\t\t\t ivtmp),\n+\t\t\t\t\t build_zero_cst (TREE_TYPE (niters)));\n+\t basic_block guard_bb = normal_exit (loop)->dest;\n+\t auto_vec new_exits = get_loop_exit_edges (epilog);\n+\t /* If we had a fallthrough edge, the guard will the threaded through\n+\t and so we may need to find the actual final edge. */\n+\t edge final_edge = new_exits[0];\n+\t basic_block guard_to;\n+\t bool fn_exit_p = false;\n+\t if (gsi_end_p (gsi_start_nondebug_bb (final_edge->dest))\n+\t && !gsi_end_p (gsi_start_phis (final_edge->dest))\n+\t && single_succ_p (final_edge->dest))\n+\t {\n+\t auto gsi = gsi_start_phis (final_edge->dest);\n+\t while (!gsi_end_p (gsi))\n+\t\tgsi_remove (&gsi, true);\n+\t guard_to = final_edge->dest;\n+\t fn_exit_p = true;\n+\t }\n+\t else\n+\t guard_to = split_edge (normal_exit (epilog));\n+\n+\t edge guard_e = slpeel_add_loop_guard (guard_bb, guard_cond, guard_to,\n+\t\t\t\t\t guard_bb,\n+\t\t\t\t\t prob_epilog.invert (),\n+\t\t\t\t\t irred_flag);\n+\n+\t basic_block dest = single_succ (guard_to);\n+\t /* If we have a single pred then the previous block is the immediate\n+\t dominator. This may or may not be the guard bb. However if we\n+\t have multiple pred then the guard BB must be the dominator as all\n+\t previous exits got rewrited to the guard BB. */\n+\t if (single_pred_p (dest))\n+\t set_immediate_dominator (CDI_DOMINATORS, dest, guard_to);\n+\t else\n+\t set_immediate_dominator (CDI_DOMINATORS, dest, guard_bb);\n+\n+\t /* We must update all the edges from the new guard_bb. */\n+\t slpeel_update_phi_nodes_for_guard2 (loop, epilog, guard_e,\n+\t\t\t\t\t final_edge);\n+\n+\t /* If we have an additional functione exit block, then thread the updates\n+\t through to the block. Leaving it up to the LCSSA cleanup pass will\n+\t get the wrong values here as it can't handle the merge block we just\n+\t made correctly. */\n+\t if (fn_exit_p)\n+\t {\n+\t\tgphi_iterator gsi_update, gsi_orig, gsi_vect;\n+\t\tfor (gsi_orig = gsi_start_phis (epilog->header),\n+\t\t gsi_update = gsi_start_phis (guard_e->dest),\n+\t\t gsi_vect = gsi_start_phis (loop->header);\n+\t\t !gsi_end_p (gsi_orig) && !gsi_end_p (gsi_update)\n+\t\t && !gsi_end_p (gsi_vect);\n+\t\t gsi_next (&gsi_orig), gsi_next (&gsi_update),\n+\t\t gsi_next (&gsi_vect))\n+\t\t {\n+\t\t gphi *orig_phi = gsi_orig.phi ();\n+\t\t gphi *update_phi = gsi_update.phi ();\n+\t\t gphi *vect_phi = gsi_vect.phi ();\n+\t\t stmt_vec_info phi_info = loop_vinfo->lookup_stmt (vect_phi);\n+\n+\t\t if (iv_phi_p (phi_info))\n+\t\t continue;\n+\n+\t\t tree phi_arg = PHI_ARG_DEF_FROM_EDGE (orig_phi, update_e);\n+\t\t SET_PHI_ARG_DEF (update_phi, update_e->dest_idx, phi_arg);\n+\n+\t\t phi_arg = PHI_ARG_DEF_FROM_EDGE (orig_phi, guard_e);\n+\t\t SET_PHI_ARG_DEF (update_phi, guard_e->dest_idx, phi_arg);\n+\t\t }\n+\t }\n+\t flush_pending_stmts (guard_e);\n+\t}\n+\n if (skip_epilog)\n \t{\n \t guard_cond = fold_build2 (EQ_EXPR, boolean_type_node,\n \t\t\t\t niters, niters_vector_mult_vf);\n-\t guard_bb = single_exit (loop)->dest;\n-\t guard_to = split_edge (single_exit (epilog));\n+\t guard_bb = normal_exit (loop)->dest;\n+\t guard_to = split_edge (normal_exit (epilog));\n \t guard_e = slpeel_add_loop_guard (guard_bb, guard_cond, guard_to,\n \t\t\t\t\t skip_vector ? anchor : guard_bb,\n \t\t\t\t\t prob_epilog.invert (),\n@@ -3010,7 +3477,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t if (vect_epilogues)\n \t epilogue_vinfo->skip_this_loop_edge = guard_e;\n \t slpeel_update_phi_nodes_for_guard2 (loop, epilog, guard_e,\n-\t\t\t\t\t single_exit (epilog));\n+\t\t\t\t\t normal_exit (epilog));\n \t /* Only need to handle basic block before epilog loop if it's not\n \t the guard_bb, which is the case when skip_vector is true. */\n \t if (guard_bb != bb_before_epilog)\n@@ -3023,7 +3490,6 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t}\n else\n \tslpeel_update_phi_nodes_for_lcssa (epilog);\n-\n unsigned HOST_WIDE_INT bound;\n if (bound_scalar.is_constant (&bound))\n \t{\n@@ -3114,7 +3580,6 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \n adjust_vec.release ();\n free_original_copy_tables ();\n-\n return vect_epilogues ? epilog : NULL;\n }\n \ndiff --git a/gcc/tree-vect-loop.cc b/gcc/tree-vect-loop.cc\nindex d5c2bff80be9be152707eb9d3932c863948daa73..548946a6bbf8892086a17fe3003da2c3dceadf5b 100644\n--- a/gcc/tree-vect-loop.cc\n+++ b/gcc/tree-vect-loop.cc\n@@ -844,80 +844,106 @@ vect_fixup_scalar_cycles_with_patterns (loop_vec_info loop_vinfo)\n in NUMBER_OF_ITERATIONSM1. Place the condition under which the\n niter information holds in ASSUMPTIONS.\n \n- Return the loop exit condition. */\n+ Return the loop exit conditions. */\n \n \n-static gcond *\n+static vec\n vect_get_loop_niters (class loop *loop, tree *assumptions,\n \t\t tree *number_of_iterations, tree *number_of_iterationsm1)\n {\n- edge exit = single_exit (loop);\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ vec conds;\n+ conds.create (exits.length ());\n class tree_niter_desc niter_desc;\n tree niter_assumptions, niter, may_be_zero;\n- gcond *cond = get_loop_exit_condition (loop);\n \n *assumptions = boolean_true_node;\n *number_of_iterationsm1 = chrec_dont_know;\n *number_of_iterations = chrec_dont_know;\n+\n DUMP_VECT_SCOPE (\"get_loop_niters\");\n \n- if (!exit)\n- return cond;\n+ if (exits.is_empty ())\n+ return conds;\n \n- may_be_zero = NULL_TREE;\n- if (!number_of_iterations_exit_assumptions (loop, exit, &niter_desc, NULL)\n- || chrec_contains_undetermined (niter_desc.niter))\n- return cond;\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"Loop has %d exits.\\n\",\n+\t\t exits.length ());\n \n- niter_assumptions = niter_desc.assumptions;\n- may_be_zero = niter_desc.may_be_zero;\n- niter = niter_desc.niter;\n+ edge exit;\n+ unsigned int i;\n+ FOR_EACH_VEC_ELT (exits, i, exit)\n+ {\n+ gcond *cond = get_edge_condition (exit);\n+ if (cond)\n+\tconds.safe_push (cond);\n \n- if (may_be_zero && integer_zerop (may_be_zero))\n- may_be_zero = NULL_TREE;\n+ if (dump_enabled_p ())\n+\tdump_printf_loc (MSG_NOTE, vect_location, \"Analyzing exit %d...\\n\", i);\n \n- if (may_be_zero)\n- {\n- if (COMPARISON_CLASS_P (may_be_zero))\n+ may_be_zero = NULL_TREE;\n+ if (!number_of_iterations_exit_assumptions (loop, exit, &niter_desc, NULL)\n+ || chrec_contains_undetermined (niter_desc.niter))\n+\tcontinue;\n+\n+ niter_assumptions = niter_desc.assumptions;\n+ may_be_zero = niter_desc.may_be_zero;\n+ niter = niter_desc.niter;\n+\n+ if (may_be_zero && integer_zerop (may_be_zero))\n+\tmay_be_zero = NULL_TREE;\n+\n+ if (may_be_zero)\n \t{\n-\t /* Try to combine may_be_zero with assumptions, this can simplify\n-\t computation of niter expression. */\n-\t if (niter_assumptions && !integer_nonzerop (niter_assumptions))\n-\t niter_assumptions = fold_build2 (TRUTH_AND_EXPR, boolean_type_node,\n-\t\t\t\t\t niter_assumptions,\n-\t\t\t\t\t fold_build1 (TRUTH_NOT_EXPR,\n-\t\t\t\t\t\t\t boolean_type_node,\n-\t\t\t\t\t\t\t may_be_zero));\n+\t if (COMPARISON_CLASS_P (may_be_zero))\n+\t {\n+\t /* Try to combine may_be_zero with assumptions, this can simplify\n+\t\t computation of niter expression. */\n+\t if (niter_assumptions && !integer_nonzerop (niter_assumptions))\n+\t\tniter_assumptions = fold_build2 (TRUTH_AND_EXPR, boolean_type_node,\n+\t\t\t\t\t\t niter_assumptions,\n+\t\t\t\t\t\t fold_build1 (TRUTH_NOT_EXPR,\n+\t\t\t\t\t\t\t boolean_type_node,\n+\t\t\t\t\t\t\t may_be_zero));\n+\t else\n+\t\tniter = fold_build3 (COND_EXPR, TREE_TYPE (niter), may_be_zero,\n+\t\t\t\t build_int_cst (TREE_TYPE (niter), 0),\n+\t\t\t\t rewrite_to_non_trapping_overflow (niter));\n+\n+\t may_be_zero = NULL_TREE;\n+\t }\n+\t else if (integer_nonzerop (may_be_zero) && i == 0)\n+\t {\n+\t *number_of_iterationsm1 = build_int_cst (TREE_TYPE (niter), 0);\n+\t *number_of_iterations = build_int_cst (TREE_TYPE (niter), 1);\n+\t continue;\n+\t }\n \t else\n-\t niter = fold_build3 (COND_EXPR, TREE_TYPE (niter), may_be_zero,\n-\t\t\t\t build_int_cst (TREE_TYPE (niter), 0),\n-\t\t\t\t rewrite_to_non_trapping_overflow (niter));\n+\t continue;\n+ }\n \n-\t may_be_zero = NULL_TREE;\n-\t}\n- else if (integer_nonzerop (may_be_zero))\n+ /* Loop assumptions are based off the normal exit. */\n+ if (i == 0)\n \t{\n-\t *number_of_iterationsm1 = build_int_cst (TREE_TYPE (niter), 0);\n-\t *number_of_iterations = build_int_cst (TREE_TYPE (niter), 1);\n-\t return cond;\n+\t *assumptions = niter_assumptions;\n+\t *number_of_iterationsm1 = niter;\n+\n+\t /* We want the number of loop header executions which is the number\n+\t of latch executions plus one.\n+\t ??? For UINT_MAX latch executions this number overflows to zero\n+\t for loops like do { n++; } while (n != 0); */\n+\t if (niter && !chrec_contains_undetermined (niter))\n+\t niter = fold_build2 (PLUS_EXPR, TREE_TYPE (niter),\n+\t\t\t\t unshare_expr (niter),\n+\t\t\t\t build_int_cst (TREE_TYPE (niter), 1));\n+\t *number_of_iterations = niter;\n \t}\n- else\n-\treturn cond;\n }\n \n- *assumptions = niter_assumptions;\n- *number_of_iterationsm1 = niter;\n-\n- /* We want the number of loop header executions which is the number\n- of latch executions plus one.\n- ??? For UINT_MAX latch executions this number overflows to zero\n- for loops like do { n++; } while (n != 0); */\n- if (niter && !chrec_contains_undetermined (niter))\n- niter = fold_build2 (PLUS_EXPR, TREE_TYPE (niter), unshare_expr (niter),\n-\t\t\t build_int_cst (TREE_TYPE (niter), 1));\n- *number_of_iterations = niter;\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"All loop exits successfully analyzed.\\n\");\n \n- return cond;\n+ return conds;\n }\n \n /* Function bb_in_loop_p\n@@ -1455,7 +1481,8 @@ vect_compute_single_scalar_iteration_cost (loop_vec_info loop_vinfo)\n \n Verify that certain CFG restrictions hold, including:\n - the loop has a pre-header\n- - the loop has a single entry and exit\n+ - the loop has a single entry\n+ - nested loops can have only a single exit.\n - the loop exit condition is simple enough\n - the number of iterations can be analyzed, i.e, a countable loop. The\n niter could be analyzed under some assumptions. */\n@@ -1484,11 +1511,6 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n |\n (exit-bb) */\n \n- if (loop->num_nodes != 2)\n-\treturn opt_result::failure_at (vect_location,\n-\t\t\t\t \"not vectorized:\"\n-\t\t\t\t \" control flow in loop.\\n\");\n-\n if (empty_block_p (loop->header))\n \treturn opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized: empty loop.\\n\");\n@@ -1559,11 +1581,13 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n dump_printf_loc (MSG_NOTE, vect_location,\n \t\t\t \"Considering outer-loop vectorization.\\n\");\n info->inner_loop_cond = inner.loop_cond;\n+\n+ if (!single_exit (loop))\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized: multiple exits.\\n\");\n+\n }\n \n- if (!single_exit (loop))\n- return opt_result::failure_at (vect_location,\n-\t\t\t\t \"not vectorized: multiple exits.\\n\");\n if (EDGE_COUNT (loop->header->preds) != 2)\n return opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized:\"\n@@ -1579,21 +1603,45 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n \t\t\t\t \"not vectorized: latch block not empty.\\n\");\n \n /* Make sure the exit is not abnormal. */\n- edge e = single_exit (loop);\n- if (e->flags & EDGE_ABNORMAL)\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ edge nexit = normal_exit (loop);\n+ for (edge e : exits)\n+ {\n+ if (e->flags & EDGE_ABNORMAL)\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" abnormal loop exit edge.\\n\");\n+ /* Early break BB must be after the main exit BB. In theory we should\n+\t be able to vectorize the inverse order, but the current flow in the\n+\t the vectorizer always assumes you update success PHI nodes, not\n+\t preds. */\n+ if (e != nexit && !dominated_by_p (CDI_DOMINATORS, nexit->src, e->src))\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" abnormal loop exit edge order.\\n\");\n+ }\n+\n+ if (exits.length () > 2)\n return opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized:\"\n-\t\t\t\t \" abnormal loop exit edge.\\n\");\n-\n- info->loop_cond\n+\t\t\t\t \" too many exits. Only 1 additional exit\"\n+\t\t\t\t \" supported.\\n\");\n+ if (loop->num_nodes != 2 + exits.length () - 1)\n+ return opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" unsupported control flow in loop.\\n\");\n+ info->conds\n = vect_get_loop_niters (loop, &info->assumptions,\n \t\t\t &info->number_of_iterations,\n \t\t\t &info->number_of_iterationsm1);\n- if (!info->loop_cond)\n+\n+ if (info->conds.length () == 0)\n return opt_result::failure_at\n (vect_location,\n \"not vectorized: complicated exit condition.\\n\");\n \n+ info->loop_cond = info->conds[0];\n+\n if (integer_zerop (info->assumptions)\n || !info->number_of_iterations\n || chrec_contains_undetermined (info->number_of_iterations))\n@@ -1638,8 +1686,17 @@ vect_create_loop_vinfo (class loop *loop, vec_info_shared *shared,\n if (!integer_onep (info->assumptions) && !main_loop_info)\n LOOP_VINFO_NITERS_ASSUMPTIONS (loop_vinfo) = info->assumptions;\n \n- stmt_vec_info loop_cond_info = loop_vinfo->lookup_stmt (info->loop_cond);\n- STMT_VINFO_TYPE (loop_cond_info) = loop_exit_ctrl_vec_info_type;\n+ unsigned int i;\n+ gcond *cond;\n+ FOR_EACH_VEC_ELT (info->conds, i, cond)\n+ {\n+ stmt_vec_info loop_cond_info = loop_vinfo->lookup_stmt (cond);\n+ STMT_VINFO_TYPE (loop_cond_info) = loop_exit_ctrl_vec_info_type;\n+ }\n+\n+ /* Check to see if we're vectorizing multiple exits. */\n+ LOOP_VINFO_EARLY_BREAKS (loop_vinfo) = info->conds.length () > 1;\n+\n if (info->inner_loop_cond)\n {\n stmt_vec_info inner_loop_cond_info\n@@ -2270,10 +2327,13 @@ vect_determine_partial_vectors_and_peeling (loop_vec_info loop_vinfo,\n bool need_peeling_or_partial_vectors_p\n = vect_need_peeling_or_partial_vectors_p (loop_vinfo);\n \n- /* Decide whether to vectorize the loop with partial vectors. */\n+ /* Decide whether to vectorize the loop with partial vectors. Currently\n+ early break vectorization does not support partial vectors as we have\n+ to peel a scalar loop that we can't vectorize. */\n LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo) = false;\n LOOP_VINFO_EPIL_USING_PARTIAL_VECTORS_P (loop_vinfo) = false;\n if (LOOP_VINFO_CAN_USE_PARTIAL_VECTORS_P (loop_vinfo)\n+ && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo)\n && need_peeling_or_partial_vectors_p)\n {\n /* For partial-vector-usage=1, try to push the handling of partial\n@@ -2746,13 +2806,14 @@ start_over:\n \n /* If an epilogue loop is required make sure we can create one. */\n if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo)\n- || LOOP_VINFO_PEELING_FOR_NITER (loop_vinfo))\n+ || LOOP_VINFO_PEELING_FOR_NITER (loop_vinfo)\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n {\n if (dump_enabled_p ())\n dump_printf_loc (MSG_NOTE, vect_location, \"epilog loop required\\n\");\n if (!vect_can_advance_ivs_p (loop_vinfo)\n-\t || !slpeel_can_duplicate_loop_p (LOOP_VINFO_LOOP (loop_vinfo),\n-\t\t\t\t\t single_exit (LOOP_VINFO_LOOP\n+\t || !slpeel_can_duplicate_loop_p (loop_vinfo,\n+\t\t\t\t\t normal_exit (LOOP_VINFO_LOOP\n \t\t\t\t\t\t\t (loop_vinfo))))\n {\n \t ok = opt_result::failure_at (vect_location,\n@@ -3239,6 +3300,8 @@ vect_analyze_loop (class loop *loop, vec_info_shared *shared)\n \t\t \"***** Choosing vector mode %s\\n\",\n \t\t GET_MODE_NAME (first_loop_vinfo->vector_mode));\n \n+ loop_form_info.conds.release ();\n+\n /* Only vectorize epilogues if PARAM_VECT_EPILOGUES_NOMASK is\n enabled, SIMDUID is not set, it is the innermost loop and we have\n either already found the loop's SIMDLEN or there was no SIMDLEN to\n@@ -3350,6 +3413,8 @@ vect_analyze_loop (class loop *loop, vec_info_shared *shared)\n \t\t\t (first_loop_vinfo->epilogue_vinfos[0]->vector_mode));\n }\n \n+ loop_form_info.conds.release ();\n+\n return first_loop_vinfo;\n }\n \n@@ -7907,6 +7972,237 @@ vect_transform_reduction (loop_vec_info loop_vinfo,\n return true;\n }\n \n+/* When vectorizing early break statements instructions that happen before\n+ the early break in the current BB need to be moved to after the early\n+ break. This function deals with that and assumes that any validaty\n+ checks has already been performed.\n+\n+ While moving the instructions if it encounters a VUSE or VDEF it then\n+ corrects the VUSES as it moves the statements along. CHAINED contains\n+ the list of SSA_NAMES that belong to the dependency chain of the early\n+ break conditional. GDEST is the location in which to insert the new\n+ statements. GSTMT is the iterator to walk up to find statements to\n+ consider moving. REACHING_VUSE contains the dominating VUSE found so far\n+ and CURRENT_VDEF contains the last VDEF we've seen. These are updated in\n+ pre-order and updated in post-order after moving the instruction. */\n+\n+static void\n+move_early_exit_stmts (hash_set *chained, gimple_stmt_iterator *gdest,\n+\t\t gimple_stmt_iterator *gstmt, tree *reaching_vuse,\n+\t\t tree *current_vdef)\n+{\n+ if (gsi_end_p (*gstmt))\n+ return;\n+\n+ gimple *stmt = gsi_stmt (*gstmt);\n+ if (gimple_has_ops (stmt))\n+ {\n+ tree dest = NULL_TREE;\n+ /* Try to find the SSA_NAME being defined. For Statements with an LHS\n+\t use the LHS, if not, assume that the first argument of a call is the\n+\t value being defined. e.g. MASKED_LOAD etc. */\n+ if (gimple_has_lhs (stmt))\n+\t{\n+\t if (is_gimple_assign (stmt))\n+\t dest = gimple_assign_lhs (stmt);\n+\t else if (const gcall *call = dyn_cast (stmt))\n+\t dest = gimple_call_lhs (call);\n+\t}\n+ else if (const gcall *call = dyn_cast (stmt))\n+\tdest = gimple_arg (call, 0);\n+\n+ /* Don't move the scalar instructions. */\n+ bool move\n+\t= dest && (VECTOR_TYPE_P (TREE_TYPE (dest))\n+\t\t || POINTER_TYPE_P (TREE_TYPE (dest)));\n+\n+ /* If we found the defining statement of a something that's part of the\n+\t chain then expand the chain with the new SSA_VARs being used. */\n+ if (chained->contains (dest))\n+\t{\n+\t for (unsigned x = 0; x < gimple_num_args (stmt); x++)\n+\t if (TREE_CODE (gimple_arg (stmt, x)) == SSA_NAME)\n+\t chained->add (gimple_arg (stmt, x));\n+\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"found chain %G\", stmt);\n+\t update_stmt (stmt);\n+\t move = false;\n+\t}\n+\n+ if (move)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t \"moving stmt %G\", stmt);\n+\t gsi_move_before (gstmt, gdest);\n+\t gsi_prev (gdest);\n+\t tree vdef = gimple_vdef (stmt);\n+\n+\t /* If we've moved a VDEF, extract the defining MEM and update\n+\t usages of it. TODO: I think this may need some constraints? */\n+\t if (vdef)\n+\t {\n+\t *current_vdef = vdef;\n+\t *reaching_vuse = gimple_vuse (stmt);\n+\t imm_use_iterator imm_iter;\n+\t gimple *use_stmt;\n+\t FOR_EACH_IMM_USE_STMT (use_stmt, imm_iter, vdef)\n+\t\t{\n+\t\t if (!is_a (use_stmt))\n+\t\t continue;\n+\t\t gphi *phi_stmt = as_a (use_stmt);\n+\n+\t\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t\t\"updating vuse %G\", use_stmt);\n+\t\t for (unsigned i = 0; i < gimple_phi_num_args (phi_stmt); i++)\n+\t\t if (gimple_phi_arg_def (phi_stmt, i) == vdef)\n+\t\t {\n+\t\t\tSET_USE (PHI_ARG_DEF_PTR (phi_stmt, i), gimple_vuse (stmt));\n+\t\t\tbreak;\n+\t\t }\n+\t\t}\n+\t }\n+\t update_stmt (stmt);\n+\t}\n+ }\n+\n+ gsi_prev (gstmt);\n+ move_early_exit_stmts (chained, gdest, gstmt, reaching_vuse, current_vdef);\n+\n+ if (gimple_vuse (stmt)\n+ && reaching_vuse && *reaching_vuse\n+ && gimple_vuse (stmt) == *current_vdef)\n+ {\n+ unlink_stmt_vdef (stmt);\n+ gimple_set_vuse (stmt, *reaching_vuse);\n+ update_stmt (stmt);\n+ }\n+}\n+\n+/* Transform the definition stmt STMT_INFO of an early exit\n+ value. */\n+\n+bool\n+vect_transform_early_break (loop_vec_info loop_vinfo,\n+\t\t\t stmt_vec_info stmt_info, gimple_stmt_iterator *gsi,\n+\t\t\t gimple **vec_stmt, slp_tree slp_node)\n+{\n+ tree vectype_out = STMT_VINFO_VECTYPE (stmt_info);\n+ int i;\n+ int ncopies;\n+ int vec_num;\n+\n+ if (!STMT_VINFO_RELEVANT_P (stmt_info))\n+ return false;\n+\n+ gimple_match_op op;\n+ if (!gimple_extract_op (stmt_info->stmt, &op))\n+ gcc_unreachable ();\n+ gcc_assert (op.code.is_tree_code ());\n+ auto code = tree_code (op.code);\n+\n+ tree vectype_in = STMT_VINFO_VECTYPE (stmt_info);\n+ gcc_assert (vectype_in);\n+\n+\n+ if (slp_node)\n+ {\n+ ncopies = 1;\n+ vec_num = SLP_TREE_NUMBER_OF_VEC_STMTS (slp_node);\n+ }\n+ else\n+ {\n+ ncopies = vect_get_num_copies (loop_vinfo, vectype_in);\n+ vec_num = 1;\n+ }\n+\n+ vec_loop_masks *masks = &LOOP_VINFO_MASKS (loop_vinfo);\n+ bool masked_loop_p = LOOP_VINFO_FULLY_MASKED_P (loop_vinfo);\n+\n+ /* Transform. */\n+ tree new_temp = NULL_TREE;\n+ auto_vec vec_oprnds0;\n+ auto_vec vec_oprnds1;\n+ tree def0;\n+\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"transform early-exit.\\n\");\n+\n+ /* FORNOW: Multiple types are not supported for condition. */\n+ if (code == COND_EXPR)\n+ gcc_assert (ncopies == 1);\n+\n+\n+ gimple *stmt = STMT_VINFO_STMT (stmt_info);\n+ basic_block cond_bb = gimple_bb (stmt);\n+ gimple_stmt_iterator cond_gsi = gsi_last_bb (cond_bb);\n+\n+ vect_get_vec_defs (loop_vinfo, stmt_info, slp_node, ncopies,\n+\t\t op.ops[0], &vec_oprnds0, op.ops[1], &vec_oprnds1,\n+\t\t NULL, NULL);\n+\n+ gimple *new_stmt = NULL;\n+ tree cst_0 = build_zero_cst (truth_type_for (vectype_out));\n+ tree cst_m1 = build_minus_one_cst (truth_type_for (vectype_out));\n+\n+ FOR_EACH_VEC_ELT (vec_oprnds0, i, def0)\n+ {\n+ tree vop[3] = { def0, vec_oprnds1[i], NULL_TREE };\n+\t{\n+\t tree cond = make_temp_ssa_name (truth_type_for (vectype_out), NULL, \"mask\");\n+\t gimple *vec_cmp = gimple_build_assign (cond, code, vop[0], vop[1]);\n+\t vect_finish_stmt_generation (loop_vinfo, stmt_info, vec_cmp, &cond_gsi);\n+ if (masked_loop_p)\n+\t {\n+\t tree mask = vect_get_loop_mask (gsi, masks, vec_num * ncopies,\n+\t\t\t\t\t vectype_in, i);\n+\t cond = prepare_vec_mask (loop_vinfo, TREE_TYPE (mask), mask,\n+\t\t\t\t cond, &cond_gsi);\n+\t }\n+\n+\t new_temp = make_temp_ssa_name (truth_type_for (vectype_out), NULL, \"vexit\");\n+ gimple *vec_cond = gimple_build_assign (new_temp, VEC_COND_EXPR,\n+\t\t\t\t\t\t cond, cst_m1, cst_0);\n+\t vect_finish_stmt_generation (loop_vinfo, stmt_info, vec_cond, &cond_gsi);\n+\t new_stmt = vec_cond;\n+\t}\n+\n+ if (slp_node)\n+\tSLP_TREE_VEC_STMTS (slp_node).quick_push (new_stmt);\n+ else\n+\tSTMT_VINFO_VEC_STMTS (stmt_info).safe_push (new_stmt);\n+ }\n+\n+ gcc_assert (new_stmt);\n+ tree lhs = gimple_assign_lhs (new_stmt);\n+\n+ tree t = fold_build2 (NE_EXPR, boolean_type_node, lhs,\n+\t\t\tbuild_zero_cst (truth_type_for (vectype_out)));\n+ t = canonicalize_cond_expr_cond (t);\n+ gimple_cond_set_condition_from_tree ((gcond*)stmt, t);\n+ update_stmt (stmt);\n+\n+ basic_block dest_bb = EDGE_SUCC (cond_bb, 1)->dest;\n+ gimple_stmt_iterator dest_gsi = gsi_start_bb (dest_bb);\n+\n+ hash_set chained;\n+ gimple_stmt_iterator gsi2 = gsi_for_stmt (new_stmt);\n+ chained.add (lhs);\n+ tree vdef;\n+ tree vuse = gimple_vuse (new_stmt);\n+ move_early_exit_stmts (&chained, &dest_gsi, &gsi2, &vuse, &vdef);\n+\n+ if (!slp_node)\n+ *vec_stmt = STMT_VINFO_VEC_STMTS (stmt_info)[0];\n+\n+ return true;\n+}\n+\n+\n+\n /* Transform phase of a cycle PHI. */\n \n bool\n@@ -8185,6 +8481,186 @@ vect_transform_cycle_phi (loop_vec_info loop_vinfo,\n return true;\n }\n \n+/* This function tries to validate whether an early break vectorization\n+ is possible for the current instruction sequence. Returns True i\n+ possible, otherwise False.\n+\n+ Requirements:\n+ - Any memory access must be to a fixed size buffer.\n+ - There must not be any loads and stores to the same object.\n+ - Multiple loads are allowed as long as they don't alias.\n+\n+\n+ Arguments:\n+ - LOOP_VINFO: loop information for the current loop.\n+ - CHAIN: Currently detected sequence of instructions that belong\n+\t to the current early break.\n+ - LOADS: List of all loads found during traversal.\n+ - BASES: List of all load datareferences found during traversal.\n+ - GSTMT: Current position to inspect for validity. The sequence\n+\t will be moved upwards from this point. */\n+\n+static bool\n+validate_early_exit_stmts (loop_vec_info loop_vinfo, hash_set *chain,\n+\t\t\t vec *loads, vec *bases,\n+\t\t\t gimple_stmt_iterator *gstmt)\n+{\n+ if (gsi_end_p (*gstmt))\n+ return true;\n+\n+ gimple *stmt = gsi_stmt (*gstmt);\n+ if (gimple_has_ops (stmt))\n+ {\n+ tree dest = NULL_TREE;\n+ /* Try to find the SSA_NAME being defined. For Statements with an LHS\n+\t use the LHS, if not, assume that the first argument of a call is the\n+\t value being defined. e.g. MASKED_LOAD etc. */\n+ if (gimple_has_lhs (stmt))\n+\t{\n+\t if (is_gimple_assign (stmt))\n+\t dest = gimple_assign_lhs (stmt);\n+\t else if (const gcall *call = dyn_cast (stmt))\n+\t dest = gimple_call_lhs (call);\n+\t}\n+ else if (const gcall *call = dyn_cast (stmt))\n+\tdest = gimple_arg (call, 0);\n+\n+ /* Don't move the scalar instructions. */\n+ bool move\n+\t= dest && (VECTOR_TYPE_P (TREE_TYPE (dest))\n+\t\t || POINTER_TYPE_P (TREE_TYPE (dest)));\n+\n+ /* If we found the defining statement of a something that's part of the\n+\t chain then expand the chain with the new SSA_VARs being used. */\n+ if (chain->contains (dest))\n+\t{\n+\t for (unsigned x = 0; x < gimple_num_args (stmt); x++)\n+\t if (TREE_CODE (gimple_arg (stmt, x)) == SSA_NAME)\n+\t chain->add (gimple_arg (stmt, x));\n+\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t\t\"found chain %G\", stmt);\n+\n+\t move = false;\n+\t}\n+\n+ stmt_vec_info stmt_vinfo = loop_vinfo->lookup_stmt (stmt);\n+ if (!stmt_vinfo)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t \"early breaks only supported. Unknown\"\n+\t\t\t \" statement: %G\", stmt);\n+\t return false;\n+\t}\n+\n+ auto dr_ref = STMT_VINFO_DATA_REF (stmt_vinfo);\n+ if (dr_ref)\n+\t{\n+\t /* We currenly only support statically allocated objects due to\n+\t not having first-faulting loads support or peeling for alignment\n+\t support. Compute the isize of the referenced object (it could be\n+\t dynamically allocated). */\n+\t tree obj = DR_BASE_ADDRESS (dr_ref);\n+\t if (!obj || TREE_CODE (obj) != ADDR_EXPR)\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks only supported on statically\"\n+\t\t\t\t \" allocated objects.\\n\");\n+\t return false;\n+\t }\n+\n+\t tree refop = TREE_OPERAND (obj, 0);\n+\t tree refbase = get_base_address (refop);\n+\t if (!refbase || !DECL_P (refbase)\n+\t || TREE_CODE (DECL_SIZE (refbase)) != INTEGER_CST)\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks only supported on statically\"\n+\t\t\t\t \" allocated objects.\\n\");\n+\t return false;\n+\t }\n+\n+\t if (!move && DR_IS_READ (dr_ref))\n+\t {\n+\t\tloads->safe_push (dest);\n+\t\tbases->safe_push (dr_ref);\n+\t }\n+\t else if (DR_IS_WRITE (dr_ref))\n+\t {\n+\t\tfor (auto dr : bases)\n+\t\t if (same_data_refs_base_objects (dr, dr_ref))\n+\t\t return false;\n+\t }\n+\t}\n+\n+ if (move)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t \"analyzing stmt %G\", stmt);\n+\n+\t for (tree ref : loads)\n+\t if (stmt_may_clobber_ref_p (stmt, ref, true))\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks not supported as memory used\"\n+\t\t\t\t \" may alias.\\n\");\n+\t return false;\n+\t }\n+\t}\n+ }\n+\n+ gsi_prev (gstmt);\n+ return validate_early_exit_stmts (loop_vinfo, chain, loads, bases, gstmt);\n+}\n+\n+/* Check to see if the current early break given in STMT_INFO is valid for\n+ vectorization. */\n+\n+bool\n+vectorizable_early_exit (vec_info *vinfo,\n+\t\t\tstmt_vec_info stmt_info, slp_tree /* slp_node */,\n+\t\t\tslp_instance /* slp_node_instance */,\n+\t\t\tstmt_vector_for_cost * /* cost_vec */)\n+{\n+ loop_vec_info loop_vinfo = dyn_cast (vinfo);\n+\n+ if (!loop_vinfo\n+ || !is_a (STMT_VINFO_STMT (stmt_info)))\n+ return false;\n+\n+ if (STMT_VINFO_DEF_TYPE (stmt_info) != vect_early_exit_def)\n+ return false;\n+\n+ tree vectype = STMT_VINFO_VECTYPE (stmt_info);\n+ tree truth_type = truth_type_for (vectype);\n+\n+ auto optab = direct_optab_handler (cbranch_optab, TYPE_MODE (truth_type));\n+ if (optab == CODE_FOR_nothing)\n+ {\n+ if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"can't vectorize early exit because the \"\n+\t\t\t\t \"target doesn't support flag setting vector \"\n+\t\t\t\t \"comparisons.\\n\");\n+ return false;\n+ }\n+\n+ hash_set chain;\n+ auto_vec loads;\n+ auto_vec bases;\n+\n+ gimple *stmt = STMT_VINFO_STMT (stmt_info);\n+ gimple_stmt_iterator gsi = gsi_for_stmt (stmt);\n+\n+ return validate_early_exit_stmts (loop_vinfo, &chain, &loads, &bases, &gsi);\n+}\n+\n /* Vectorizes LC PHIs. */\n \n bool\n@@ -9993,13 +10469,24 @@ vectorizable_live_operation (vec_info *vinfo,\n \t new_tree = lane_extract ;\n \t lhs' = new_tree; */\n \n+ /* When vectorizing an early break, any live statement that is used\n+\t outside of the loop are dead. The loop will never get to them.\n+\t We could change the liveness value during analysis instead but since\n+\t the below code is invalid anyway just ignore it during codegen. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\treturn true;\n+\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n- basic_block exit_bb = single_exit (loop)->dest;\n+ basic_block exit_bb = normal_exit (loop)->dest;\n gcc_assert (single_pred_p (exit_bb));\n \n tree vec_lhs_phi = copy_ssa_name (vec_lhs);\n gimple *phi = create_phi_node (vec_lhs_phi, exit_bb);\n- SET_PHI_ARG_DEF (phi, single_exit (loop)->dest_idx, vec_lhs);\n+ /* For early exits we need to compute the right exit. The current\n+\t approach punts to a scalar loop instead. If we were to vectorize\n+\t the exit condition below needs to take into account the difference\n+\t between a `break` edge and a `return` edge. */\n+ SET_PHI_ARG_DEF (phi, normal_exit (loop)->dest_idx, vec_lhs);\n \n gimple_seq stmts = NULL;\n tree new_tree;\n@@ -10438,7 +10925,8 @@ scale_profile_for_vect_loop (class loop *loop, unsigned vf)\n scale_loop_frequencies (loop, p);\n }\n \n- edge exit_e = single_exit (loop);\n+ edge exit_e = normal_exit (loop);\n+\n exit_e->probability = profile_probability::always () / (new_est_niter + 1);\n \n edge exit_l = single_pred_edge (loop->latch);\n@@ -10787,7 +11275,7 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n /* Make sure there exists a single-predecessor exit bb. Do this before \n versioning. */\n edge e = single_exit (loop);\n- if (! single_pred_p (e->dest))\n+ if (e && ! single_pred_p (e->dest))\n {\n split_loop_exit_edge (e, true);\n if (dump_enabled_p ())\n@@ -10813,7 +11301,7 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n if (LOOP_VINFO_SCALAR_LOOP (loop_vinfo))\n {\n e = single_exit (LOOP_VINFO_SCALAR_LOOP (loop_vinfo));\n- if (! single_pred_p (e->dest))\n+ if (e && ! single_pred_p (e->dest))\n \t{\n \t split_loop_exit_edge (e, true);\n \t if (dump_enabled_p ())\n@@ -11146,7 +11634,8 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n \n /* Loops vectorized with a variable factor won't benefit from\n unrolling/peeling. */\n- if (!vf.is_constant ())\n+ if (!vf.is_constant ()\n+ && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n {\n loop->unroll = 1;\n if (dump_enabled_p ())\ndiff --git a/gcc/tree-vect-stmts.cc b/gcc/tree-vect-stmts.cc\nindex 4e0d75e0d7586ad57a37850d8a70f6182ecb13d0..4f9446a5c699288be093c556ec527e87cf788317 100644\n--- a/gcc/tree-vect-stmts.cc\n+++ b/gcc/tree-vect-stmts.cc\n@@ -342,9 +342,28 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n *live_p = false;\n \n /* cond stmt other than loop exit cond. */\n- if (is_ctrl_stmt (stmt_info->stmt)\n- && STMT_VINFO_TYPE (stmt_info) != loop_exit_ctrl_vec_info_type)\n- *relevant = vect_used_in_scope;\n+ if (is_ctrl_stmt (stmt_info->stmt))\n+ {\n+ /* Ideally EDGE_LOOP_EXIT would have been set on the exit edge, but\n+\t it looks like loop_manip doesn't do that.. So we have to do it\n+\t the hard way. */\n+ basic_block bb = gimple_bb (stmt_info->stmt);\n+ basic_block *bbs = LOOP_VINFO_BBS (loop_vinfo);\n+ edge exit = BRANCH_EDGE (bb);\n+ unsigned nbbs = loop->num_nodes;\n+ bool exit_bb = true;\n+ for (unsigned i = 0; i < nbbs; i++)\n+\t{\n+\t if (exit->dest == bbs[i])\n+\t {\n+\t exit_bb = false;\n+\t break;\n+\t }\n+\t}\n+\n+ if (exit_bb)\n+\t*relevant = vect_used_in_scope;\n+ }\n \n /* changing memory. */\n if (gimple_code (stmt_info->stmt) != GIMPLE_PHI)\n@@ -357,6 +376,11 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n \t*relevant = vect_used_in_scope;\n }\n \n+ auto_vec exits = get_loop_exit_edges (loop);\n+ auto_bitmap exit_bbs;\n+ for (edge exit : exits)\n+ bitmap_set_bit (exit_bbs, exit->dest->index);\n+\n /* uses outside the loop. */\n FOR_EACH_PHI_OR_STMT_DEF (def_p, stmt_info->stmt, op_iter, SSA_OP_DEF)\n {\n@@ -375,7 +399,7 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n \t /* We expect all such uses to be in the loop exit phis\n \t\t (because of loop closed form) */\n \t gcc_assert (gimple_code (USE_STMT (use_p)) == GIMPLE_PHI);\n-\t gcc_assert (bb == single_exit (loop)->dest);\n+\t gcc_assert (bitmap_bit_p (exit_bbs, bb->index));\n \n *live_p = true;\n \t }\n@@ -1845,7 +1869,7 @@ check_load_store_for_partial_vectors (loop_vec_info loop_vinfo, tree vectype,\n MASK_TYPE is the type of both masks. If new statements are needed,\n insert them before GSI. */\n \n-static tree\n+tree\n prepare_vec_mask (loop_vec_info loop_vinfo, tree mask_type, tree loop_mask,\n \t\t tree vec_mask, gimple_stmt_iterator *gsi)\n {\n@@ -11158,11 +11182,14 @@ vect_analyze_stmt (vec_info *vinfo,\n \t\t\t node_instance, cost_vec);\n if (!res)\n \treturn res;\n- }\n+ }\n+ else if (is_ctrl_stmt (stmt_info->stmt))\n+ STMT_VINFO_DEF_TYPE (stmt_info) = vect_early_exit_def;\n \n switch (STMT_VINFO_DEF_TYPE (stmt_info))\n {\n case vect_internal_def:\n+ case vect_early_exit_def:\n break;\n \n case vect_reduction_def:\n@@ -11195,6 +11222,7 @@ vect_analyze_stmt (vec_info *vinfo,\n {\n gcall *call = dyn_cast (stmt_info->stmt);\n gcc_assert (STMT_VINFO_VECTYPE (stmt_info)\n+\t\t || gimple_code (stmt_info->stmt) == GIMPLE_COND\n \t\t || (call && gimple_call_lhs (call) == NULL_TREE));\n *need_to_vectorize = true;\n }\n@@ -11237,7 +11265,9 @@ vect_analyze_stmt (vec_info *vinfo,\n \t || vectorizable_lc_phi (as_a (vinfo),\n \t\t\t\t stmt_info, NULL, node)\n \t || vectorizable_recurr (as_a (vinfo),\n-\t\t\t\t stmt_info, NULL, node, cost_vec));\n+\t\t\t\t stmt_info, NULL, node, cost_vec)\n+\t || vectorizable_early_exit (vinfo, stmt_info,\n+\t\t\t\t node, node_instance, cost_vec));\n else\n {\n if (bb_vinfo)\n@@ -11260,7 +11290,10 @@ vect_analyze_stmt (vec_info *vinfo,\n \t\t\t\t\t NULL, NULL, node, cost_vec)\n \t || vectorizable_comparison (vinfo, stmt_info, NULL, NULL, node,\n \t\t\t\t\t cost_vec)\n-\t || vectorizable_phi (vinfo, stmt_info, NULL, node, cost_vec));\n+\t || vectorizable_phi (vinfo, stmt_info, NULL, node, cost_vec)\n+\t || vectorizable_early_exit (vinfo, stmt_info, node,\n+\t\t\t\t\t node_instance, cost_vec));\n+\n }\n \n if (node)\n@@ -11418,6 +11451,12 @@ vect_transform_stmt (vec_info *vinfo,\n gcc_assert (done);\n break;\n \n+ case loop_exit_ctrl_vec_info_type:\n+ done = vect_transform_early_break (as_a (vinfo), stmt_info,\n+\t\t\t\t gsi, &vec_stmt, slp_node);\n+ gcc_assert (done);\n+ break;\n+\n default:\n if (!STMT_VINFO_LIVE_P (stmt_info))\n \t{\n@@ -11816,6 +11855,9 @@ vect_is_simple_use (tree operand, vec_info *vinfo, enum vect_def_type *dt,\n \tcase vect_first_order_recurrence:\n \t dump_printf (MSG_NOTE, \"first order recurrence\\n\");\n \t break;\n+\tcase vect_early_exit_def:\n+\t dump_printf (MSG_NOTE, \"early exit\\n\");\n+\t break;\n \tcase vect_unknown_def_type:\n \t dump_printf (MSG_NOTE, \"unknown\\n\");\n \t break;\n@@ -12486,6 +12528,8 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n *nunits_vectype_out = NULL_TREE;\n \n if (gimple_get_lhs (stmt) == NULL_TREE\n+ /* Allow vector conditionals through here. */\n+ && !is_ctrl_stmt (stmt)\n /* MASK_STORE has no lhs, but is ok. */\n && !gimple_call_internal_p (stmt, IFN_MASK_STORE))\n {\n@@ -12502,7 +12546,7 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n \t}\n \n return opt_result::failure_at (stmt,\n-\t\t\t\t \"not vectorized: irregular stmt.%G\", stmt);\n+\t\t\t\t \"not vectorized: irregular stmt: %G\", stmt);\n }\n \n tree vectype;\n@@ -12531,6 +12575,8 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n \tscalar_type = TREE_TYPE (DR_REF (dr));\n else if (gimple_call_internal_p (stmt, IFN_MASK_STORE))\n \tscalar_type = TREE_TYPE (gimple_call_arg (stmt, 3));\n+ else if (is_ctrl_stmt (stmt))\n+\tscalar_type = TREE_TYPE (gimple_cond_rhs (stmt));\n else\n \tscalar_type = TREE_TYPE (gimple_get_lhs (stmt));\n \ndiff --git a/gcc/tree-vectorizer.h b/gcc/tree-vectorizer.h\nindex 016961da8510ca7dd2d07e716cbe35623ed2d9a5..edbb7228d3aae29b6f51fdab284f49ac57c6612d 100644\n--- a/gcc/tree-vectorizer.h\n+++ b/gcc/tree-vectorizer.h\n@@ -63,6 +63,7 @@ enum vect_def_type {\n vect_internal_def,\n vect_induction_def,\n vect_reduction_def,\n+ vect_early_exit_def,\n vect_double_reduction_def,\n vect_nested_cycle,\n vect_first_order_recurrence,\n@@ -836,6 +837,10 @@ public:\n we need to peel off iterations at the end to form an epilogue loop. */\n bool peeling_for_niter;\n \n+ /* When the loop has early breaks that we can vectorize we need to peel\n+ the loop for the break finding loop. */\n+ bool early_breaks;\n+\n /* True if there are no loop carried data dependencies in the loop.\n If loop->safelen <= 1, then this is always true, either the loop\n didn't have any loop carried data dependencies, or the loop is being\n@@ -921,6 +926,7 @@ public:\n #define LOOP_VINFO_REDUCTION_CHAINS(L) (L)->reduction_chains\n #define LOOP_VINFO_PEELING_FOR_GAPS(L) (L)->peeling_for_gaps\n #define LOOP_VINFO_PEELING_FOR_NITER(L) (L)->peeling_for_niter\n+#define LOOP_VINFO_EARLY_BREAKS(L) (L)->early_breaks\n #define LOOP_VINFO_NO_DATA_DEPENDENCIES(L) (L)->no_data_dependencies\n #define LOOP_VINFO_SCALAR_LOOP(L)\t (L)->scalar_loop\n #define LOOP_VINFO_SCALAR_LOOP_SCALING(L) (L)->scalar_loop_scaling\n@@ -970,7 +976,7 @@ public:\n typedef opt_pointer_wrapper opt_loop_vec_info;\n \n static inline loop_vec_info\n-loop_vec_info_for_loop (class loop *loop)\n+loop_vec_info_for_loop (const class loop *loop)\n {\n return (loop_vec_info) loop->aux;\n }\n@@ -2107,7 +2113,7 @@ class auto_purge_vect_location\n in tree-vect-loop-manip.cc. */\n extern void vect_set_loop_condition (class loop *, loop_vec_info,\n \t\t\t\t tree, tree, tree, bool);\n-extern bool slpeel_can_duplicate_loop_p (const class loop *, const_edge);\n+extern bool slpeel_can_duplicate_loop_p (const loop_vec_info, const_edge);\n class loop *slpeel_tree_duplicate_loop_to_edge_cfg (class loop *,\n \t\t\t\t\t\t class loop *, edge);\n class loop *vect_loop_versioning (loop_vec_info, gimple *);\n@@ -2306,6 +2312,7 @@ struct vect_loop_form_info\n tree number_of_iterations;\n tree number_of_iterationsm1;\n tree assumptions;\n+ vec conds;\n gcond *loop_cond;\n gcond *inner_loop_cond;\n };\n@@ -2326,6 +2333,9 @@ extern bool vectorizable_induction (loop_vec_info, stmt_vec_info,\n extern bool vect_transform_reduction (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple_stmt_iterator *,\n \t\t\t\t gimple **, slp_tree);\n+extern bool vect_transform_early_break (loop_vec_info, stmt_vec_info,\n+\t\t\t\t\tgimple_stmt_iterator *,\n+\t\t\t\t\tgimple **, slp_tree);\n extern bool vect_transform_cycle_phi (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple **,\n \t\t\t\t slp_tree, slp_instance);\n@@ -2335,6 +2345,11 @@ extern bool vectorizable_phi (vec_info *, stmt_vec_info, gimple **, slp_tree,\n \t\t\t stmt_vector_for_cost *);\n extern bool vectorizable_recurr (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple **, slp_tree, stmt_vector_for_cost *);\n+extern bool vectorizable_early_exit (vec_info *, stmt_vec_info,\n+\t\t\t\t slp_tree, slp_instance,\n+\t\t\t\t stmt_vector_for_cost *);\n+extern tree prepare_vec_mask (loop_vec_info, tree, tree,\n+\t\t\t tree, gimple_stmt_iterator *);\n extern bool vect_emulated_vector_p (tree);\n extern bool vect_can_vectorize_without_simd_p (tree_code);\n extern bool vect_can_vectorize_without_simd_p (code_helper);\ndiff --git a/gcc/tree-vectorizer.cc b/gcc/tree-vectorizer.cc\nindex 6ec49511d74bd2e0e5dd51823a6c41180f08716c..4aa46c7c0d8235d3b783ce930e5df3480e1b3ef9 100644\n--- a/gcc/tree-vectorizer.cc\n+++ b/gcc/tree-vectorizer.cc\n@@ -1382,7 +1382,9 @@ pass_vectorize::execute (function *fun)\n \t predicates that need to be shared for optimal predicate usage.\n \t However reassoc will re-order them and prevent CSE from working\n \t as it should. CSE only the loop body, not the entry. */\n- bitmap_set_bit (exit_bbs, single_exit (loop)->dest->index);\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ for (edge exit : exits)\n+\tbitmap_set_bit (exit_bbs, exit->dest->index);\n \n edge entry = EDGE_PRED (loop_preheader_edge (loop)->src, 0);\n do_rpo_vn (fun, entry, exit_bbs);","diff":"--- a/gcc/cfgloop.h\n+++ b/gcc/cfgloop.h\n@@ -385,6 +385,7 @@ extern basic_block *get_loop_body_in_custom_order (const class loop *, void *,\n \n extern auto_vec get_loop_exit_edges (const class loop *, basic_block * = NULL);\n extern edge single_exit (const class loop *);\n+extern edge normal_exit (const class loop *);\n extern edge single_likely_exit (class loop *loop, const vec &);\n extern unsigned num_loop_branches (const class loop *);\n \ndiff --git a/gcc/cfgloop.cc b/gcc/cfgloop.cc\nindex 57bf7b1855d4dd20fb3f42388124932d0ca2b48a..97a7373fb6d9514da602d5be01050f2ec66094bc 100644\n--- a/gcc/cfgloop.cc\n+++ b/gcc/cfgloop.cc\n@@ -1812,6 +1812,20 @@ single_exit (const class loop *loop)\n return NULL;\n }\n \n+/* Returns the normal exit edge of LOOP, or NULL if LOOP has either no exit.\n+ If loops do not have the exits recorded, NULL is returned always. */\n+\n+edge\n+normal_exit (const class loop *loop)\n+{\n+ struct loop_exit *exit = loop->exits->next;\n+\n+ if (!loops_state_satisfies_p (LOOPS_HAVE_RECORDED_EXITS))\n+ return NULL;\n+\n+ return exit->e;\n+}\n+\n /* Returns true when BB has an incoming edge exiting LOOP. */\n \n bool\ndiff --git a/gcc/doc/loop.texi b/gcc/doc/loop.texi\nindex 6e8657a074d2447db7ae9b75cbfbb71282b84287..e1de2ac40f87f879ab691f68bd41b3bc21a83bf7 100644\n--- a/gcc/doc/loop.texi\n+++ b/gcc/doc/loop.texi\n@@ -211,6 +211,10 @@ relation, and breath-first search order, respectively.\n @item @code{single_exit}: Returns the single exit edge of the loop, or\n @code{NULL} if the loop has more than one exit. You can only use this\n function if @code{LOOPS_HAVE_RECORDED_EXITS} is used.\n+function if LOOPS_HAVE_MARKED_SINGLE_EXITS property is used.\n+@item @code{normal_exit}: Returns the natural exit edge of the loop,\n+even if the loop has more than one exit. The natural exit is the exit\n+that would normally be taken where the loop to be fully executed.\n @item @code{get_loop_exit_edges}: Enumerates the exit edges of a loop.\n @item @code{just_once_each_iteration_p}: Returns true if the basic block\n is executed exactly once during each iteration of a loop (that is, it\n@@ -623,4 +627,4 @@ maximum verbosity the details of a data dependence relations array,\n @code{dump_dist_dir_vectors} prints only the classical distance and\n direction vectors for a data dependence relations array, and\n @code{dump_data_references} prints the details of the data references\n-contained in a data reference array.\n+contained in a data reference array\ndiff --git a/gcc/doc/sourcebuild.texi b/gcc/doc/sourcebuild.texi\nindex e21a1d381e05da1bfccb555068ea1dbeabd9fc79..16fa94ebf532d27cd9a3a45a7aad578ca6920496 100644\n--- a/gcc/doc/sourcebuild.texi\n+++ b/gcc/doc/sourcebuild.texi\n@@ -1640,6 +1640,10 @@ Target supports hardware vectors of @code{float} when\n @option{-funsafe-math-optimizations} is not in effect.\n This implies @code{vect_float}.\n \n+@item vect_early_break\n+Target supports hardware vectorization of loops with early breaks.\n+This requires an implementation of the cbranch optab for vectors.\n+\n @item vect_int\n Target supports hardware vectors of @code{int}.\n \ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6a83648ca36e2c8feeb78335fccf3f3b82a97d2e\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_1.cc\n@@ -0,0 +1,61 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+void fancy_abort(char *, int, const char *) __attribute__((__noreturn__));\n+template struct poly_int_pod { int coeffs[N]; };\n+template class poly_int : public poly_int_pod {\n+public:\n+ template poly_int &operator+=(const poly_int_pod &);\n+};\n+template \n+template \n+poly_int &poly_int::operator+=(const poly_int_pod &a) {\n+ for (int i = 0; i < N; i++)\n+ this->coeffs[i] += a.coeffs[i];\n+ return *this;\n+}\n+template \n+poly_int exact_div(poly_int_pod, Cb) {\n+ poly_int r;\n+ return r;\n+}\n+struct vec_prefix {\n+ unsigned m_num;\n+};\n+struct vl_ptr;\n+struct va_heap {\n+ typedef vl_ptr default_layout;\n+};\n+template \n+struct vec;\n+template struct vec {\n+ T &operator[](unsigned);\n+ vec_prefix m_vecpfx;\n+ T m_vecdata[];\n+};\n+template T &vec::operator[](unsigned ix) {\n+ m_vecpfx.m_num ? fancy_abort(\"\", 9, __FUNCTION__), 0 : 0;\n+ return m_vecdata[ix];\n+}\n+template struct vec {\n+ T &operator[](unsigned ix) { return m_vec[ix]; }\n+ vec m_vec;\n+};\n+class auto_vec : public vec, va_heap> {};\n+template class vector_builder : public auto_vec {};\n+class int_vector_builder : public vector_builder {\n+public:\n+ int_vector_builder(poly_int<2, long>, int, int);\n+};\n+bool vect_grouped_store_supported() {\n+ int i;\n+ poly_int<2, long> nelt;\n+ int_vector_builder sel(nelt, 2, 3);\n+ for (i = 0; i < 6; i++)\n+ sel[i] += exact_div(nelt, 2);\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6a83648ca36e2c8feeb78335fccf3f3b82a97d2e\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_2.cc\n@@ -0,0 +1,61 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+void fancy_abort(char *, int, const char *) __attribute__((__noreturn__));\n+template struct poly_int_pod { int coeffs[N]; };\n+template class poly_int : public poly_int_pod {\n+public:\n+ template poly_int &operator+=(const poly_int_pod &);\n+};\n+template \n+template \n+poly_int &poly_int::operator+=(const poly_int_pod &a) {\n+ for (int i = 0; i < N; i++)\n+ this->coeffs[i] += a.coeffs[i];\n+ return *this;\n+}\n+template \n+poly_int exact_div(poly_int_pod, Cb) {\n+ poly_int r;\n+ return r;\n+}\n+struct vec_prefix {\n+ unsigned m_num;\n+};\n+struct vl_ptr;\n+struct va_heap {\n+ typedef vl_ptr default_layout;\n+};\n+template \n+struct vec;\n+template struct vec {\n+ T &operator[](unsigned);\n+ vec_prefix m_vecpfx;\n+ T m_vecdata[];\n+};\n+template T &vec::operator[](unsigned ix) {\n+ m_vecpfx.m_num ? fancy_abort(\"\", 9, __FUNCTION__), 0 : 0;\n+ return m_vecdata[ix];\n+}\n+template struct vec {\n+ T &operator[](unsigned ix) { return m_vec[ix]; }\n+ vec m_vec;\n+};\n+class auto_vec : public vec, va_heap> {};\n+template class vector_builder : public auto_vec {};\n+class int_vector_builder : public vector_builder {\n+public:\n+ int_vector_builder(poly_int<2, long>, int, int);\n+};\n+bool vect_grouped_store_supported() {\n+ int i;\n+ poly_int<2, long> nelt;\n+ int_vector_builder sel(nelt, 2, 3);\n+ for (i = 0; i < 6; i++)\n+ sel[i] += exact_div(nelt, 2);\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc b/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a12e5ca434b2ac37c03dbaa12273fd8e5aa2018c\n--- /dev/null\n+++ b/gcc/testsuite/g++.dg/vect/vect-early-break_3.cc\n@@ -0,0 +1,16 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-w -O2\" } */\n+\n+int aarch64_advsimd_valid_immediate_hs_val32;\n+bool aarch64_advsimd_valid_immediate_hs() {\n+ for (int shift = 0; shift < 32; shift += 8)\n+ if (aarch64_advsimd_valid_immediate_hs_val32 & shift)\n+ return aarch64_advsimd_valid_immediate_hs_val32;\n+ for (;;)\n+ ;\n+}\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..2495b36a72eae94cb7abc4a0d17a5c979fd78083\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_1.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 0\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9bcd7f7e57ef9a1d4649d18569b3406050e54603\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_10.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 800\n+#define P 799\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..63f63101a467909f328be7f3acbc5bcb721967ff\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_2.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 802\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..626b95e9b8517081d41d794e9e0264d6301c8589\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_3.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 5\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..7e0e6426120551152a7bd800c15d9ed6ab15bada\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_4.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 278\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..242cf486f9c40055df0aef5fd238d1aff7a7c7da\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_5.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 800\n+#define P 799\n+#include \"vect-early-break-template_1.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9fe7136b7213a463ca6573c60476b7c8f531ddcb\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_6.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 0\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..02f93d77dba31b938f6fd9e8c7f5e4acde4aeec9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_7.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 802\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a614925465606b54c638221ffb95a5e8d3bee797\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_8.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 5\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..94e2b9c301456eda8f9ad7eaa67604563f0afee7\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-run_9.c\n@@ -0,0 +1,11 @@\n+/* { dg-do run } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast -save-temps\" } */\n+\n+#define N 803\n+#define P 278\n+#include \"vect-early-break-template_2.c\"\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..af70a8e2a5a9dc9756edb5580f2de02ddcc95de9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_1.c\n@@ -0,0 +1,47 @@\n+#ifndef N\n+#define N 803\n+#endif\n+\n+#ifndef P\n+#define P 0\n+#endif\n+\n+unsigned vect_a[N] = {0};\n+unsigned vect_b[N] = {0};\n+ \n+__attribute__((noipa, noinline))\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\n+\n+extern void abort ();\n+\n+int main ()\n+{\n+\n+ int x = 1;\n+ int idx = P;\n+ vect_a[idx] = x + 1;\n+\n+ test4(x);\n+\n+ if (vect_b[idx] != (x + idx))\n+ abort ();\n+\n+ if (vect_a[idx] != x + 1)\n+ abort ();\n+\n+ if (idx > 0 && vect_a[idx-1] != x)\n+ abort ();\n+\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..d0f924d904437e71567d27cc1f1089e5607dca0d\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break-template_2.c\n@@ -0,0 +1,50 @@\n+#ifndef N\n+#define N 803\n+#endif\n+\n+#ifndef P\n+#define P 0\n+#endif\n+\n+unsigned vect_a[N] = {0};\n+unsigned vect_b[N] = {0};\n+ \n+__attribute__((noipa, noinline))\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\n+\n+extern void abort ();\n+\n+int main ()\n+{\n+\n+ int x = 1;\n+ int idx = P;\n+ vect_a[idx] = x + 1;\n+\n+ unsigned res = test4(x);\n+\n+ if (res != idx)\n+ abort ();\n+\n+ if (vect_b[idx] != (x + idx))\n+ abort ();\n+\n+ if (vect_a[idx] != x + 1)\n+ abort ();\n+\n+ if (idx > 0 && vect_a[idx-1] != x)\n+ abort ();\n+\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..51e7d6489b99c25b9b4b3d1c839f98562b6d4dd7\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_1.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..9e4ad1763202dfdab3ed7961ead5114fcc61a11b\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_10.c\n@@ -0,0 +1,28 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x,int y, int z)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ }\n+\n+ ret = x + y * z;\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..a613dd9909fb09278dd92a81a24ef854994a9890\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_11.c\n@@ -0,0 +1,31 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x, int y)\n+{\n+ unsigned ret = 0;\n+for (int o = 0; o < y; o++)\n+{\n+ ret += o;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+}\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..cc10f3238f1cb8e1307e024a3ebcb5c25a39d1b2\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_12.c\n@@ -0,0 +1,31 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x, int y)\n+{\n+ unsigned ret = 0;\n+for (int o = 0; o < y; o++)\n+{\n+ ret += o;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i];\n+ vect_a[i] = x;\n+ \n+ }\n+}\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..6967b7395ed7c19e38a436d6edcfe7c1580c7113\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_13.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i] * x;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..03cce5cf6cadecb520b46be666bf608e3bc6a511\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_14.c\n@@ -0,0 +1,25 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 803\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+int test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..dec6872e1115ff66695f5a500ffa7ca01c0f8d3a\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_15.c\n@@ -0,0 +1,25 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 803\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+int test4(unsigned x)\n+{\n+ int ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..7268f6ae2485d0274fd85ea53cc1e44ef4b84d5c\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_2.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+complex double vect_a[N];\n+complex double vect_b[N];\n+ \n+complex double test4(complex double x)\n+{\n+ complex double ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] == x)\n+ return i;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..3c6d28bd2d6e6e794146baf89e43c3b70293b7d9\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_3.c\n@@ -0,0 +1,20 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+unsigned test4(char x, char *vect, int n)\n+{ \n+ unsigned ret = 0;\n+ for (int i = 0; i < n; i++)\n+ {\n+ if (vect[i] > x)\n+ return 1;\n+\n+ vect[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..216c56faf330449bf1969b7e51ff1e94270dc861\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_4.c\n@@ -0,0 +1,23 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect[N];\n+\n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ if (i > 16 && vect[i] > x)\n+ break;\n+\n+ vect[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..4a36d6979db1fd1f97ba2a290f78ac3b84f6de24\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_5.c\n@@ -0,0 +1,24 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] = x + i;\n+ if (vect_a[i] > x)\n+ return vect_a[i];\n+ vect_a[i] = x;\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..09632d9afda7e07f1a8417514ef77356f00045bd\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_6.c\n@@ -0,0 +1,26 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#define N 1024\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < (N/2); i+=2)\n+ {\n+ vect_b[i] = x + i;\n+ vect_b[i+1] = x + i+1;\n+ if (vect_a[i] > x || vect_a[i+1] > x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ vect_a[i+1] += x * vect_b[i+1]; \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..10fd8b42952c42f3d3a014da103931ca394423d5\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_7.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+complex double vect_a[N];\n+complex double vect_b[N];\n+ \n+complex double test4(complex double x)\n+{\n+ complex double ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] == x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..ae706b2952cfcecf20546a67a735b8d902cbb607\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_8.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#include \n+\n+#define N 1024\n+char vect_a[N];\n+char vect_b[N];\n+ \n+char test4(char x, char * restrict res)\n+{\n+ char ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_b[i] += x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] += x * vect_b[i];\n+ res[i] *= vect_b[i];\n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c b/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c\nnew file mode 100644\nindex 0000000000000000000000000000000000000000..350f02f3c7caef457adbe1be802bba51cd818393\n--- /dev/null\n+++ b/gcc/testsuite/gcc.dg/vect/vect-early-break_9.c\n@@ -0,0 +1,27 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target vect_early_break } */\n+/* { dg-require-effective-target vect_int } */\n+\n+/* { dg-additional-options \"-Ofast\" } */\n+\n+/* { dg-final { scan-tree-dump-not \"LOOP VECTORIZED\" \"vect\" } } */\n+\n+#ifndef N\n+#define N 803\n+#endif\n+unsigned vect_a[N];\n+unsigned vect_b[N];\n+ \n+unsigned test4(unsigned x)\n+{\n+ unsigned ret = 0;\n+ for (int i = 0; i < N; i++)\n+ {\n+ vect_a[i] = x + i;\n+ if (vect_a[i] > x)\n+ break;\n+ vect_a[i] = x;\n+ \n+ }\n+ return ret;\n+}\ndiff --git a/gcc/testsuite/lib/target-supports.exp b/gcc/testsuite/lib/target-supports.exp\nindex ccbbee847f755d6f30116d5b38e4027a998b48fd..5cbf54bd2a23dfdc5dc7b148b0dc6ed4c63814ae 100644\n--- a/gcc/testsuite/lib/target-supports.exp\n+++ b/gcc/testsuite/lib/target-supports.exp\n@@ -3645,6 +3645,18 @@ proc check_effective_target_vect_int { } {\n \t}}]\n }\n \n+# Return 1 if the target supports hardware vectorization of early breaks,\n+# 0 otherwise.\n+#\n+# This won't change for different subtargets so cache the result.\n+\n+proc check_effective_target_vect_early_break { } {\n+ return [check_cached_effective_target_indexed vect_early_break {\n+ expr {\n+\t([istarget aarch64*-*-*]\n+\t && [check_effective_target_aarch64_sve])\n+\t}}]\n+}\n # Return 1 if the target supports hardware vectorization of complex additions of\n # byte, 0 otherwise.\n #\ndiff --git a/gcc/tree-scalar-evolution.h b/gcc/tree-scalar-evolution.h\nindex 0f90207bc733db3cf85979d9b0b962aefa0831d6..5af7d2bba0d62195704a8d41ef6e600327169770 100644\n--- a/gcc/tree-scalar-evolution.h\n+++ b/gcc/tree-scalar-evolution.h\n@@ -23,6 +23,7 @@ along with GCC; see the file COPYING3. If not see\n \n extern tree number_of_latch_executions (class loop *);\n extern gcond *get_loop_exit_condition (const class loop *);\n+extern gcond *get_edge_condition (edge);\n \n extern void scev_initialize (void);\n extern bool scev_initialized_p (void);\ndiff --git a/gcc/tree-scalar-evolution.cc b/gcc/tree-scalar-evolution.cc\nindex 7e2a3e986619de87e4ae9daf16198be1f13b917c..3012871dd7f9a7d1897f96a29b1b0b28d90cb63f 100644\n--- a/gcc/tree-scalar-evolution.cc\n+++ b/gcc/tree-scalar-evolution.cc\n@@ -884,7 +884,7 @@ scev_dfs::add_to_evolution (tree chrec_before, enum tree_code code,\n return res;\n }\n \n-\n+\f\n /* Follow the ssa edge into the binary expression RHS0 CODE RHS1.\n Return true if the strongly connected component has been found. */\n \n@@ -1295,8 +1295,15 @@ tail_recurse:\n gcond *\n get_loop_exit_condition (const class loop *loop)\n {\n+ return get_edge_condition (normal_exit (loop));\n+}\n+\n+/* If the statement just before the EXIT_EDGE contains a condition then\n+ return the condition, otherwise NULL. */\n+\n+gcond *\n+get_edge_condition (edge exit_edge){\n gcond *res = NULL;\n- edge exit_edge = single_exit (loop);\n \n if (dump_file && (dump_flags & TDF_SCEV))\n fprintf (dump_file, \"(get_loop_exit_condition \\n \");\ndiff --git a/gcc/tree-vect-data-refs.cc b/gcc/tree-vect-data-refs.cc\nindex 4a23d6172aaa12ad7049dc626e5c4afbd5ca3f74..02e373171675432cd32c4a72440eebdff988bdcf 100644\n--- a/gcc/tree-vect-data-refs.cc\n+++ b/gcc/tree-vect-data-refs.cc\n@@ -2072,7 +2072,7 @@ vect_enhance_data_refs_alignment (loop_vec_info loop_vinfo)\n \n /* Check if we can possibly peel the loop. */\n if (!vect_can_advance_ivs_p (loop_vinfo)\n- || !slpeel_can_duplicate_loop_p (loop, single_exit (loop))\n+ || !slpeel_can_duplicate_loop_p (loop_vinfo, normal_exit (loop))\n || loop->inner)\n do_peeling = false;\n \ndiff --git a/gcc/tree-vect-loop-manip.cc b/gcc/tree-vect-loop-manip.cc\nindex 1d96130c985e2defd141cfdf602224c73b4b41f2..0b2a4920754d83aeb3795b435693d61adcfe92b6 100644\n--- a/gcc/tree-vect-loop-manip.cc\n+++ b/gcc/tree-vect-loop-manip.cc\n@@ -770,7 +770,7 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n add_header_seq (loop, header_seq);\n \n /* Get a boolean result that tells us whether to iterate. */\n- edge exit_edge = single_exit (loop);\n+ edge exit_edge = normal_exit (loop);\n tree_code code = (exit_edge->flags & EDGE_TRUE_VALUE) ? EQ_EXPR : NE_EXPR;\n tree zero_ctrl = build_zero_cst (TREE_TYPE (test_ctrl));\n gcond *cond_stmt = gimple_build_cond (code, test_ctrl, zero_ctrl,\n@@ -789,7 +789,7 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n if (final_iv)\n {\n gassign *assign = gimple_build_assign (final_iv, orig_niters);\n- gsi_insert_on_edge_immediate (single_exit (loop), assign);\n+ gsi_insert_on_edge_immediate (exit_edge, assign);\n }\n \n return cond_stmt;\n@@ -799,7 +799,8 @@ vect_set_loop_condition_partial_vectors (class loop *loop,\n loop handles exactly VF scalars per iteration. */\n \n static gcond *\n-vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n+vect_set_loop_condition_normal (loop_vec_info loop_vinfo,\n+\t\t\t\tclass loop *loop, tree niters, tree step,\n \t\t\t\ttree final_iv, bool niters_maybe_zero,\n \t\t\t\tgimple_stmt_iterator loop_cond_gsi)\n {\n@@ -807,7 +808,7 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n gcond *cond_stmt;\n gcond *orig_cond;\n edge pe = loop_preheader_edge (loop);\n- edge exit_edge = single_exit (loop);\n+ edge exit_edge = normal_exit (loop);\n gimple_stmt_iterator incr_gsi;\n bool insert_after;\n enum tree_code code;\n@@ -872,7 +873,11 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n \t In both cases the loop limit is NITERS - STEP. */\n gimple_seq seq = NULL;\n limit = force_gimple_operand (niters, &seq, true, NULL_TREE);\n- limit = gimple_build (&seq, MINUS_EXPR, TREE_TYPE (limit), limit, step);\n+ /* For VLA leave limit == niters. Though I wonder if maybe I should\n+\t force partial loops here and use vect_set_loop_condition_partial_vectors\n+\t instead. The problem is that the VL check is useless here. */\n+ if (!LOOP_VINFO_EARLY_BREAKS (loop_vinfo) && !LOOP_VINFO_NITERS_KNOWN_P (loop_vinfo))\n+\tlimit = gimple_build (&seq, MINUS_EXPR, TREE_TYPE (limit), limit, step);\n if (seq)\n \t{\n \t basic_block new_bb = gsi_insert_seq_on_edge_immediate (pe, seq);\n@@ -907,7 +912,8 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n gsi_insert_before (&loop_cond_gsi, cond_stmt, GSI_SAME_STMT);\n \n /* Record the number of latch iterations. */\n- if (limit == niters)\n+ if (limit == niters\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n /* Case A: the loop iterates NITERS times. Subtract one to get the\n latch count. */\n loop->nb_iterations = fold_build2 (MINUS_EXPR, niters_type, niters,\n@@ -918,10 +924,17 @@ vect_set_loop_condition_normal (class loop *loop, tree niters, tree step,\n loop->nb_iterations = fold_build2 (TRUNC_DIV_EXPR, niters_type,\n \t\t\t\t limit, step);\n \n- if (final_iv)\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ /* For multiple exits we've already maintained LCSSA form and handled\n+ the scalar iteration update in the code that deals with the merge\n+ block and its updated guard. I could move that code here instead\n+ of in vect_update_ivs_after_early_break but I have to still deal\n+ with the updates to the counter `i`. So for now I'll keep them\n+ together. */\n+ if (final_iv && exits.length () == 1)\n {\n gassign *assign;\n- edge exit = single_exit (loop);\n+ edge exit = normal_exit (loop);\n gcc_assert (single_pred_p (exit->dest));\n tree phi_dest\n \t= integer_zerop (init) ? final_iv : copy_ssa_name (indx_after_incr);\n@@ -972,13 +985,15 @@ vect_set_loop_condition (class loop *loop, loop_vec_info loop_vinfo,\n gcond *orig_cond = get_loop_exit_condition (loop);\n gimple_stmt_iterator loop_cond_gsi = gsi_for_stmt (orig_cond);\n \n- if (loop_vinfo && LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo))\n+ if (loop_vinfo\n+ && LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo))\n cond_stmt = vect_set_loop_condition_partial_vectors (loop, loop_vinfo,\n \t\t\t\t\t\t\t niters, final_iv,\n \t\t\t\t\t\t\t niters_maybe_zero,\n \t\t\t\t\t\t\t loop_cond_gsi);\n else\n- cond_stmt = vect_set_loop_condition_normal (loop, niters, step, final_iv,\n+ cond_stmt = vect_set_loop_condition_normal (loop_vinfo, loop, niters,\n+\t\t\t\t\t\tstep, final_iv,\n \t\t\t\t\t\tniters_maybe_zero,\n \t\t\t\t\t\tloop_cond_gsi);\n \n@@ -1066,7 +1081,7 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n edge exit, new_exit;\n bool duplicate_outer_loop = false;\n \n- exit = single_exit (loop);\n+ exit = normal_exit (loop);\n at_exit = (e == exit);\n if (!at_exit && e != loop_preheader_edge (loop))\n return NULL;\n@@ -1104,11 +1119,11 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n bbs[0] = preheader;\n new_bbs = XNEWVEC (basic_block, scalar_loop->num_nodes + 1);\n \n- exit = single_exit (scalar_loop);\n+ exit = normal_exit (scalar_loop);\n copy_bbs (bbs, scalar_loop->num_nodes + 1, new_bbs,\n \t &exit, 1, &new_exit, NULL,\n \t at_exit ? loop->latch : e->src, true);\n- exit = single_exit (loop);\n+ exit = normal_exit (loop);\n basic_block new_preheader = new_bbs[0];\n \n /* Before installing PHI arguments make sure that the edges\n@@ -1176,11 +1191,53 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n \t add_phi_arg (phi, orig_arg, new_exit, orig_locus);\n \t }\n \t}\n+\n+ /* If have multiple exist, we now need to point the additional exits\n+\t from the old loop to the loop pre-header of the new copied loop.\n+\t Currently we only support simple early break vectorization so all\n+\t additional exits must exit the loop. Additionally we can only place\n+\t copies at the end. i.e. we cannot do prologue peeling. */\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ bool multiple_exits_p = exits.length () > 1;\n+\n+ /* Check to see if all of the exits point to the loop header. If they\n+\t don't then we have an intermediate BB that's no longer useful after\n+\t the copy and we should remove it. */\n+ bool imm_exit = true;\n+ for (auto exit : exits)\n+\t{\n+\t imm_exit = imm_exit && exit->dest == loop->header;\n+\t if (!imm_exit)\n+\t break;\n+\t}\n+\n+ for (unsigned i = 1; i < exits.length (); i++)\n+\t{\n+\t redirect_edge_and_branch (exits[i], new_preheader);\n+\t flush_pending_stmts (exits[i]);\n+\t}\n+\n+ /* Main exit must be the last to be rewritten as it's the first phi node\n+\t entry. The rest are in array order. */\n redirect_edge_and_branch_force (e, new_preheader);\n flush_pending_stmts (e);\n- set_immediate_dominator (CDI_DOMINATORS, new_preheader, e->src);\n+\n+ /* Only update the dominators of the new_preheader to the old exit if\n+\t we have effectively a single exit. */\n+ if (!multiple_exits_p\n+\t || exits[1]->src != EDGE_PRED (exits[0]->src, 0)->src)\n+ set_immediate_dominator (CDI_DOMINATORS, new_preheader, e->src);\n+ else\n+\tset_immediate_dominator (CDI_DOMINATORS, new_preheader, exits[1]->src);\n+\n+ auto_vec new_exits = get_loop_exit_edges (new_loop);\n if (was_imm_dom || duplicate_outer_loop)\n-\tset_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exit->src);\n+\t{\n+\t if (!multiple_exits_p)\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exit->src);\n+\t else\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_dest, new_exits[1]->src);\n+\t}\n \n /* And remove the non-necessary forwarder again. Keep the other\n one so we have a proper pre-header for the loop at the exit edge. */\n@@ -1189,6 +1246,39 @@ slpeel_tree_duplicate_loop_to_edge_cfg (class loop *loop,\n delete_basic_block (preheader);\n set_immediate_dominator (CDI_DOMINATORS, scalar_loop->header,\n \t\t\t loop_preheader_edge (scalar_loop)->src);\n+\n+ /* Finally after wiring the new epilogue we need to update its main exit\n+\t to the original function exit we recorded. Other exits are already\n+\t correct. */\n+ if (!imm_exit && multiple_exits_p)\n+\t{\n+\t /* For now we expect at most a single successor here, but we might be\n+\t able to extend this to multiple. */\n+\t if (single_succ_p (new_exit->dest) && single_pred_p (new_exit->dest))\n+\t {\n+\t edge exit_edge = single_succ_edge (new_exit->dest);\n+\t /* Now correct the dominators that were messed up during the copying\n+\t\t as the CFG was tweaked a bit. */\n+\t /* The main exit is now dominated by a new fall through edge. */\n+\t set_immediate_dominator (CDI_DOMINATORS, exit_edge->src,\n+\t\t\t\t new_exits[0]->src);\n+\t /* If this is a fall through edge then don't update doms. */\n+\t if (!empty_block_p (exit_edge->src))\n+\t\tset_immediate_dominator (CDI_DOMINATORS, exit_edge->dest,\n+\t\t\t\t\t new_exits[1]->src);\n+\t }\n+\n+\t /* The exits from the BB with the early exit dominate the new function\n+\t exit edge and also the second part of the loop. The edges were\n+\t copied correctly but the doms are wrong because during the copying\n+\t some of the intermediate edges are rewritten. */\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[0]->src,\n+\t\t\t\t new_exits[1]->src);\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[0]->dest,\n+\t\t\t\t new_exits[0]->src);\n+\t set_immediate_dominator (CDI_DOMINATORS, new_exits[1]->dest,\n+\t\t\t\t new_exits[1]->src);\n+\t}\n }\n else /* Add the copy at entry. */\n {\n@@ -1310,20 +1400,24 @@ slpeel_add_loop_guard (basic_block guard_bb, tree cond,\n */\n \n bool\n-slpeel_can_duplicate_loop_p (const class loop *loop, const_edge e)\n+slpeel_can_duplicate_loop_p (const loop_vec_info loop_vinfo, const_edge e)\n {\n- edge exit_e = single_exit (loop);\n+ class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n+ edge exit_e = normal_exit (loop);\n edge entry_e = loop_preheader_edge (loop);\n gcond *orig_cond = get_loop_exit_condition (loop);\n gimple_stmt_iterator loop_exit_gsi = gsi_last_bb (exit_e->src);\n unsigned int num_bb = loop->inner? 5 : 2;\n \n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ num_bb += 1;\n+\n /* All loops have an outer scope; the only case loop->outer is NULL is for\n the function itself. */\n if (!loop_outer (loop)\n || loop->num_nodes != num_bb\n || !empty_block_p (loop->latch)\n- || !single_exit (loop)\n+ || (!single_exit (loop) && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n /* Verify that new loop exit condition can be trivially modified. */\n || (!orig_cond || orig_cond != gsi_stmt (loop_exit_gsi))\n || (e != exit_e && e != entry_e))\n@@ -1528,6 +1622,12 @@ vect_update_ivs_after_vectorizer (loop_vec_info loop_vinfo,\n gphi_iterator gsi, gsi1;\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n basic_block update_bb = update_e->dest;\n+\n+ /* For early exits we'll update the IVs in\n+ vect_update_ivs_after_early_break. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ return;\n+\n basic_block exit_bb = single_exit (loop)->dest;\n \n /* Make sure there exists a single-predecessor exit bb: */\n@@ -1613,6 +1713,186 @@ vect_update_ivs_after_vectorizer (loop_vec_info loop_vinfo,\n /* Fix phi expressions in the successor bb. */\n adjust_phi_and_debug_stmts (phi1, update_e, ni_name);\n }\n+ return;\n+}\n+\n+/* Function vect_update_ivs_after_early_break.\n+\n+ \"Advance\" the induction variables of LOOP to the value they should take\n+ after the execution of LOOP. This is currently necessary because the\n+ vectorizer does not handle induction variables that are used after the\n+ loop. Such a situation occurs when the last iterations of LOOP are\n+ peeled, because of the early exit. With an early exit we always peel the\n+ loop.\n+\n+ Input:\n+ - LOOP_VINFO - a loop info structure for the loop that is going to be\n+\t\t vectorized. The last few iterations of LOOP were peeled.\n+ - LOOP - a loop that is going to be vectorized. The last few iterations\n+\t of LOOP were peeled.\n+ - VF - The loop vectorization factor.\n+ - NITERS_ORIG - the number of iterations that LOOP executes (before it is\n+\t\t vectorized). i.e, the number of times the ivs should be\n+\t\t bumped.\n+ - NITERS_VECTOR - The number of iterations that the vector LOOP executes.\n+ - UPDATE_E - a successor edge of LOOP->exit that is on the (only) path\n+\t\t coming out from LOOP on which there are uses of the LOOP ivs\n+\t\t (this is the path from LOOP->exit to epilog_loop->preheader).\n+\n+\t\t The new definitions of the ivs are placed in LOOP->exit.\n+\t\t The phi args associated with the edge UPDATE_E in the bb\n+\t\t UPDATE_E->dest are updated accordingly.\n+\n+ Output:\n+ - If available, the LCSSA phi node for the loop IV temp.\n+\n+ Assumption 1: Like the rest of the vectorizer, this function assumes\n+ a single loop exit that has a single predecessor.\n+\n+ Assumption 2: The phi nodes in the LOOP header and in update_bb are\n+ organized in the same order.\n+\n+ Assumption 3: The access function of the ivs is simple enough (see\n+ vect_can_advance_ivs_p). This assumption will be relaxed in the future.\n+\n+ Assumption 4: Exactly one of the successors of LOOP exit-bb is on a path\n+ coming out of LOOP on which the ivs of LOOP are used (this is the path\n+ that leads to the epilog loop; other paths skip the epilog loop). This\n+ path starts with the edge UPDATE_E, and its destination (denoted update_bb)\n+ needs to have its phis updated.\n+ */\n+\n+static tree\n+vect_update_ivs_after_early_break (loop_vec_info loop_vinfo, class loop *,\n+\t\t\t\t poly_int64 vf, tree niters_orig,\n+\t\t\t\t tree niters_vector, edge update_e)\n+{\n+ gphi_iterator gsi, gsi1;\n+ tree ni_name, ivtmp = NULL;\n+ class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n+ basic_block update_bb = update_e->dest;\n+ auto_vec exits = get_loop_exit_edges (loop);\n+\n+ basic_block exit_bb = exits[0]->dest;\n+\n+ if (!LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ return NULL;\n+\n+ for (gsi = gsi_start_phis (loop->header), gsi1 = gsi_start_phis (update_bb);\n+ !gsi_end_p (gsi) && !gsi_end_p (gsi1);\n+ gsi_next (&gsi), gsi_next (&gsi1))\n+ {\n+ tree init_expr;\n+ tree step_expr;\n+ tree type;\n+ tree var, ni;\n+ gimple_stmt_iterator last_gsi;\n+\n+ gphi *phi = gsi1.phi ();\n+ tree phi_ssa = PHI_ARG_DEF_FROM_EDGE (phi, loop_preheader_edge (loop));\n+ gphi *phi1 = as_a (SSA_NAME_DEF_STMT (phi_ssa));\n+ stmt_vec_info phi_info = loop_vinfo->lookup_stmt (gsi.phi ());\n+ if (dump_enabled_p ())\n+\tdump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"vect_update_ivs_after_early_break: phi: %G\",\n+\t\t\t (gimple *)phi);\n+\n+ /* Skip reduction and virtual phis. */\n+ if (!iv_phi_p (phi_info))\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"reduc or virtual phi. skip.\\n\");\n+\t continue;\n+\t}\n+\n+ /* For multiple exits where we handle early exits we need to carry on\n+\t with the previous IV as loop iteration was not done because we exited\n+\t early. As such just grab the original IV. */\n+ if (STMT_VINFO_TYPE (phi_info) != undef_vec_info_type)\n+\t{\n+\t type = TREE_TYPE (gimple_phi_result (phi));\n+\t step_expr = STMT_VINFO_LOOP_PHI_EVOLUTION_PART (phi_info);\n+\t step_expr = unshare_expr (step_expr);\n+\n+\t /* We previously generated the new merged phi in the same BB as the\n+\t guard. So use that to perform the scaling on rather than the\n+\t normal loop phi which don't take the early breaks into account. */\n+\t init_expr = gimple_phi_result (phi1); //PHI_ARG_DEF_FROM_EDGE (phi1, loop_preheader_edge (loop));\n+\n+\t ni = fold_build2 (MULT_EXPR, TREE_TYPE (step_expr),\n+\t\t\t fold_convert (TREE_TYPE (step_expr), init_expr),\n+\t\t\t build_int_cst (TREE_TYPE (step_expr), vf));\n+\n+\t var = create_tmp_var (type, \"tmp\");\n+\n+\t last_gsi = gsi_last_bb (exit_bb);\n+\t gimple_seq new_stmts = NULL;\n+\t ni_name = force_gimple_operand (ni, &new_stmts, false, var);\n+\t /* Exit_bb shouldn't be empty. */\n+\t if (!gsi_end_p (last_gsi))\n+\t gsi_insert_seq_after (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\t else\n+\t gsi_insert_seq_before (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\n+\t /* Fix phi expressions in the successor bb. */\n+\t adjust_phi_and_debug_stmts (phi, update_e, ni_name);\n+\t}\n+ else if (STMT_VINFO_TYPE (phi_info) == undef_vec_info_type)\n+\t{\n+\t type = TREE_TYPE (gimple_phi_result (phi));\n+\t step_expr = STMT_VINFO_LOOP_PHI_EVOLUTION_PART (phi_info);\n+\t step_expr = unshare_expr (step_expr);\n+\n+\t /* We previously generated the new merged phi in the same BB as the\n+\t guard. So use that to perform the scaling on rather than the\n+\t normal loop phi which don't take the early breaks into account. */\n+\t init_expr = PHI_ARG_DEF_FROM_EDGE (phi1, loop_preheader_edge (loop));\n+\n+\t if (vf.is_constant ())\n+\t {\n+\t ni = fold_build2 (MULT_EXPR, TREE_TYPE (step_expr),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr),\n+\t\t\t\t\t niters_vector),\n+\t\t\t\tbuild_int_cst (TREE_TYPE (step_expr), vf));\n+\n+\t ni = fold_build2 (MINUS_EXPR, TREE_TYPE (step_expr),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr),\n+\t\t\t\t\t niters_orig),\n+\t\t\t\tfold_convert (TREE_TYPE (step_expr), ni));\n+\t }\n+\t else\n+\t /* If the loop's VF isn't constant then the loop must have been\n+\t masked, so at the end of the loop we know we have finished\n+\t the entire loop and found nothing. */\n+\t ni = build_zero_cst (TREE_TYPE (step_expr));\n+\n+\t gcc_assert (TREE_CODE (ni) == INTEGER_CST);\n+\n+\t var = create_tmp_var (type, \"tmp\");\n+\n+\t last_gsi = gsi_last_bb (exit_bb);\n+\t gimple_seq new_stmts = NULL;\n+\t ni_name = force_gimple_operand (ni, &new_stmts, false, var);\n+\t /* Exit_bb shouldn't be empty. */\n+\t if (!gsi_end_p (last_gsi))\n+\t gsi_insert_seq_after (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\t else\n+\t gsi_insert_seq_before (&last_gsi, new_stmts, GSI_SAME_STMT);\n+\n+\t adjust_phi_and_debug_stmts (phi1, update_e, ni_name);\n+\n+\t for (unsigned i = 1; i < exits.length (); i++)\n+\t adjust_phi_and_debug_stmts (phi1, exits[i],\n+\t\t\t\t\tbuild_int_cst (TREE_TYPE (step_expr),\n+\t\t\t\t\t\t vf));\n+\t ivtmp = gimple_phi_result (phi1);\n+\t}\n+ else\n+\tcontinue;\n+ }\n+\n+ return ivtmp;\n }\n \n /* Return a gimple value containing the misalignment (measured in vector\n@@ -2096,7 +2376,7 @@ vect_gen_vector_loop_niters_mult_vf (loop_vec_info loop_vinfo,\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n tree type = TREE_TYPE (niters_vector);\n tree log_vf = build_int_cst (type, exact_log2 (vf));\n- basic_block exit_bb = single_exit (loop)->dest;\n+ basic_block exit_bb = normal_exit (loop)->dest;\n \n gcc_assert (niters_vector_mult_vf_ptr != NULL);\n tree niters_vector_mult_vf = fold_build2 (LSHIFT_EXPR, type,\n@@ -2123,19 +2403,46 @@ find_guard_arg (class loop *loop, class loop *epilog ATTRIBUTE_UNUSED,\n \t\tgphi *lcssa_phi)\n {\n gphi_iterator gsi;\n- edge e = single_exit (loop);\n+ edge e = normal_exit (loop);\n \n- gcc_assert (single_pred_p (e->dest));\n for (gsi = gsi_start_phis (e->dest); !gsi_end_p (gsi); gsi_next (&gsi))\n {\n gphi *phi = gsi.phi ();\n- if (operand_equal_p (PHI_ARG_DEF (phi, 0),\n-\t\t\t PHI_ARG_DEF (lcssa_phi, 0), 0))\n+ /* Nested loops with multiple exits can have different no# phi node\n+\t arguments between the main loop and epilog as epilog falls to the\n+\t second loop. */\n+ if (gimple_phi_num_args (phi) > e->dest_idx\n+\t && operand_equal_p (PHI_ARG_DEF (phi, e->dest_idx),\n+\t\t\t PHI_ARG_DEF (lcssa_phi, 0), 0))\n \treturn PHI_RESULT (phi);\n }\n return NULL_TREE;\n }\n \n+/* Starting from the current edge walk all instructions and find the last\n+ VUSE/VDEF in the basic block. */\n+\n+static tree\n+gimple_find_last_mem_use (edge e)\n+{\n+ basic_block bb = e->src;\n+ tree res = NULL;\n+ gimple_stmt_iterator iter = gsi_last_bb (bb);\n+ do\n+ {\n+ gimple *stmt = gsi_stmt (iter);\n+ if ((res = gimple_vdef (stmt)))\n+ return res;\n+\n+ if ((res = gimple_vuse (stmt)))\n+ return res;\n+\n+ gsi_prev (&iter);\n+ } while (!gsi_end_p (iter));\n+\n+ return NULL;\n+}\n+\n /* Function slpeel_tree_duplicate_loop_to_edge_cfg duplciates FIRST/SECOND\n from SECOND/FIRST and puts it at the original loop's preheader/exit\n edge, the two loops are arranged as below:\n@@ -2185,6 +2492,7 @@ find_guard_arg (class loop *loop, class loop *epilog ATTRIBUTE_UNUSED,\n static void\n slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \t\t\t\t class loop *first, class loop *second,\n+\t\t\t\t tree *lcssa_ivtmp,\n \t\t\t\t bool create_lcssa_for_iv_phis)\n {\n gphi_iterator gsi_update, gsi_orig;\n@@ -2192,10 +2500,18 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \n edge first_latch_e = EDGE_SUCC (first->latch, 0);\n edge second_preheader_e = loop_preheader_edge (second);\n- basic_block between_bb = single_exit (first)->dest;\n+ auto_vec exits = get_loop_exit_edges (first);\n+ basic_block between_bb = exits[0]->dest;\n+\n+ bool early_exit = LOOP_VINFO_EARLY_BREAKS (loop_vinfo);\n+ /* For early exits when we create the merge BB we must maintain it in\n+ LCSSA form, otherwise the final vectorizer passes will create the\n+ wrong PHI nodes here. */\n+ create_lcssa_for_iv_phis = create_lcssa_for_iv_phis || early_exit;\n \n gcc_assert (between_bb == second_preheader_e->src);\n- gcc_assert (single_pred_p (between_bb) && single_succ_p (between_bb));\n+ gcc_assert ((single_pred_p (between_bb) && single_succ_p (between_bb))\n+\t || early_exit);\n /* Either the first loop or the second is the loop to be vectorized. */\n gcc_assert (loop == first || loop == second);\n \n@@ -2215,10 +2531,40 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \t{\n \t tree new_res = copy_ssa_name (PHI_RESULT (orig_phi));\n \t gphi *lcssa_phi = create_phi_node (new_res, between_bb);\n-\t add_phi_arg (lcssa_phi, arg, single_exit (first), UNKNOWN_LOCATION);\n+\n+\t /* The first exit is always the loop latch, so handle that\n+\t seperately. */\n+\t gcc_assert (arg);\n+\t add_phi_arg (lcssa_phi, arg, exits[0], UNKNOWN_LOCATION);\n+\n+\t /* The early exits are processed in order starting from exit 1. */\n+\t for (unsigned i = 1; i < exits.length (); i++)\n+\t {\n+\t tree phi_arg;\n+\t if (iv_phi_p (vect_phi_info))\n+\t\t/* For induction values just copy the previous one as the\n+\t\t current iteration did not finish. We'll update as needed\n+\t\t later on. */\n+\t\tphi_arg = gimple_phi_result (orig_phi);\n+\t else\n+\t\tphi_arg = gimple_find_last_mem_use (exits[i]);\n+\t /* If we didn't find any just copy the existing one and leave\n+\t\t it to the others to fix it up. */\n+\t if (!phi_arg)\n+\t\tphi_arg = gimple_phi_result (orig_phi);\n+\t add_phi_arg (lcssa_phi, phi_arg, exits[i], UNKNOWN_LOCATION);\n+\t }\n \t arg = new_res;\n \t}\n \n+ /* Normally able to distinguish between the iterator counter and the\n+\t ivtemps bu looking at the STMT_VINFO_TYPE of the phi node.\n+\t however for some reason this isn't consistently set. Is there a\n+\t better way??. */\n+ if (lcssa_ivtmp\n+\t && iv_phi_p (vect_phi_info))\n+\t*lcssa_ivtmp = arg;\n+\n /* Update PHI node in the second loop by replacing arg on the loop's\n \t incoming edge. */\n adjust_phi_and_debug_stmts (update_phi, second_preheader_e, arg);\n@@ -2228,7 +2574,8 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n for correct vectorization of live stmts. */\n if (loop == first)\n {\n- basic_block orig_exit = single_exit (second)->dest;\n+ auto_vec new_exits = get_loop_exit_edges (second);\n+ basic_block orig_exit = new_exits[0]->dest;\n for (gsi_orig = gsi_start_phis (orig_exit);\n \t !gsi_end_p (gsi_orig); gsi_next (&gsi_orig))\n \t{\n@@ -2243,7 +2590,15 @@ slpeel_update_phi_nodes_for_loops (loop_vec_info loop_vinfo,\n \n \t tree new_res = copy_ssa_name (orig_arg);\n \t gphi *lcphi = create_phi_node (new_res, between_bb);\n-\t add_phi_arg (lcphi, orig_arg, single_exit (first), UNKNOWN_LOCATION);\n+\t /* The first exit is always the loop latch, so handle that\n+\t seperately. */\n+\t add_phi_arg (lcphi, orig_arg, new_exits[0], UNKNOWN_LOCATION);\n+\t /* The early exits are processed in order starting from exit 1. */\n+\t for (unsigned i = 1; i < new_exits.length (); i++)\n+\t {\n+\t tree phi_arg = gimple_phi_result (orig_phi);\n+\t add_phi_arg (lcphi, phi_arg, exits[i], UNKNOWN_LOCATION);\n+\t }\n \t}\n }\n }\n@@ -2393,13 +2748,11 @@ slpeel_update_phi_nodes_for_guard2 (class loop *loop, class loop *epilog,\n gcc_assert (single_succ_p (merge_bb));\n edge e = single_succ_edge (merge_bb);\n basic_block exit_bb = e->dest;\n- gcc_assert (single_pred_p (exit_bb));\n- gcc_assert (single_pred (exit_bb) == single_exit (epilog)->dest);\n \n for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n {\n gphi *update_phi = gsi.phi ();\n- tree old_arg = PHI_ARG_DEF (update_phi, 0);\n+ tree old_arg = PHI_ARG_DEF (update_phi, e->dest_idx);\n \n tree merge_arg = NULL_TREE;\n \n@@ -2438,12 +2791,14 @@ static void\n slpeel_update_phi_nodes_for_lcssa (class loop *epilog)\n {\n gphi_iterator gsi;\n- basic_block exit_bb = single_exit (epilog)->dest;\n+ auto_vec exits = get_loop_exit_edges (epilog);\n \n- gcc_assert (single_pred_p (exit_bb));\n- edge e = EDGE_PRED (exit_bb, 0);\n- for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n- rename_use_op (PHI_ARG_DEF_PTR_FROM_EDGE (gsi.phi (), e));\n+ for (unsigned i = 0; i < exits.length (); i++)\n+ {\n+ basic_block exit_bb = exits[i]->dest;\n+ for (gsi = gsi_start_phis (exit_bb); !gsi_end_p (gsi); gsi_next (&gsi))\n+\trename_use_op (PHI_ARG_DEF_PTR_FROM_EDGE (gsi.phi (), exits[i]));\n+ }\n }\n \n /* EPILOGUE_VINFO is an epilogue loop that we now know would need to\n@@ -2621,6 +2976,14 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n bound_epilog += vf - 1;\n if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo))\n bound_epilog += 1;\n+ /* For early breaks the scalar loop needs to execute at most VF times\n+ to find the element that caused the break. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+ {\n+ bound_epilog = vf;\n+ /* Force a scalar epilogue as we can't vectorize the index finding. */\n+ vect_epilogues = false;\n+ }\n bool epilog_peeling = maybe_ne (bound_epilog, 0U);\n poly_uint64 bound_scalar = bound_epilog;\n \n@@ -2780,16 +3143,24 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t\t\t\t bound_prolog + bound_epilog)\n \t\t : (!LOOP_REQUIRES_VERSIONING (loop_vinfo)\n \t\t\t || vect_epilogues));\n+\n+ /* We only support early break vectorization on known bounds at this time.\n+ This means that if the vector loop can't be entered then we won't generate\n+ it at all. So for now force skip_vector off because the additional control\n+ flow messes with the BB exits and we've already analyzed them. */\n+ skip_vector = skip_vector && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo);\n+\n /* Epilog loop must be executed if the number of iterations for epilog\n loop is known at compile time, otherwise we need to add a check at\n the end of vector loop and skip to the end of epilog loop. */\n bool skip_epilog = (prolog_peeling < 0\n \t\t || !LOOP_VINFO_NITERS_KNOWN_P (loop_vinfo)\n \t\t || !vf.is_constant ());\n- /* PEELING_FOR_GAPS is special because epilog loop must be executed. */\n- if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo))\n+ /* PEELING_FOR_GAPS and peeling for early breaks are special because epilog\n+ loop must be executed. */\n+ if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo)\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n skip_epilog = false;\n-\n class loop *scalar_loop = LOOP_VINFO_SCALAR_LOOP (loop_vinfo);\n auto_vec original_counts;\n basic_block *original_bbs = NULL;\n@@ -2828,7 +3199,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n if (prolog_peeling)\n {\n e = loop_preheader_edge (loop);\n- if (!slpeel_can_duplicate_loop_p (loop, e))\n+ if (!slpeel_can_duplicate_loop_p (loop_vinfo, e))\n \t{\n \t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n \t\t\t \"loop can't be duplicated to preheader edge.\\n\");\n@@ -2843,7 +3214,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t gcc_unreachable ();\n \t}\n prolog->force_vectorize = false;\n- slpeel_update_phi_nodes_for_loops (loop_vinfo, prolog, loop, true);\n+ slpeel_update_phi_nodes_for_loops (loop_vinfo, prolog, loop, NULL, true);\n first_loop = prolog;\n reset_original_copy_tables ();\n \n@@ -2902,11 +3273,13 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \n if (epilog_peeling)\n {\n- e = single_exit (loop);\n- if (!slpeel_can_duplicate_loop_p (loop, e))\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ e = exits[0];\n+ if (!slpeel_can_duplicate_loop_p (loop_vinfo, e))\n \t{\n-\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n-\t\t\t \"loop can't be duplicated to exit edge.\\n\");\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n+\t\t\t \"loop can't be duplicated to exit edge.\\n\");\n \t gcc_unreachable ();\n \t}\n /* Peel epilog and put it on exit edge of loop. If we are vectorizing\n@@ -2920,12 +3293,16 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n epilog = slpeel_tree_duplicate_loop_to_edge_cfg (loop, epilog, e);\n if (!epilog)\n \t{\n-\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n-\t\t\t \"slpeel_tree_duplicate_loop_to_edge_cfg failed.\\n\");\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, loop_loc,\n+\t\t\t \"slpeel_tree_duplicate_loop_to_edge_cfg failed.\\n\");\n \t gcc_unreachable ();\n \t}\n epilog->force_vectorize = false;\n- slpeel_update_phi_nodes_for_loops (loop_vinfo, loop, epilog, false);\n+\n+ tree early_break_iv_name;\n+ slpeel_update_phi_nodes_for_loops (loop_vinfo, loop, epilog,\n+\t\t\t\t\t &early_break_iv_name, false);\n \n /* Scalar version loop may be preferred. In this case, add guard\n \t and skip to epilog. Note this only happens when the number of\n@@ -2978,6 +3355,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n vect_gen_vector_loop_niters (loop_vinfo, niters,\n \t\t\t\t niters_vector, step_vector,\n \t\t\t\t niters_no_overflow);\n+\n if (!integer_onep (*step_vector))\n \t{\n \t /* On exit from the loop we will have an easy way of calcalating\n@@ -2987,9 +3365,13 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t SSA_NAME_DEF_STMT (niters_vector_mult_vf) = gimple_build_nop ();\n \t *niters_vector_mult_vf_var = niters_vector_mult_vf;\n \t}\n+ else if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\tvect_gen_vector_loop_niters_mult_vf (loop_vinfo, early_break_iv_name,\n+\t\t\t\t\t &niters_vector_mult_vf);\n else\n \tvect_gen_vector_loop_niters_mult_vf (loop_vinfo, *niters_vector,\n \t\t\t\t\t &niters_vector_mult_vf);\n+\n /* Update IVs of original loop as if they were advanced by\n \t niters_vector_mult_vf steps. */\n gcc_checking_assert (vect_can_advance_ivs_p (loop_vinfo));\n@@ -2997,12 +3379,97 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n vect_update_ivs_after_vectorizer (loop_vinfo, niters_vector_mult_vf,\n \t\t\t\t\tupdate_e);\n \n+ /* For early breaks we must create a guard to check how many iterations\n+\t of the scalar loop are yet to be performed. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\t{\n+\t gcc_assert (early_break_iv_name);\n+\t tree ivtmp =\n+\t vect_update_ivs_after_early_break (loop_vinfo, epilog, vf, niters,\n+\t\t\t\t\t *niters_vector, update_e);\n+\n+\t tree guard_cond = fold_build2 (EQ_EXPR, boolean_type_node,\n+\t\t\t\t\t fold_convert (TREE_TYPE (niters),\n+\t\t\t\t\t\t ivtmp),\n+\t\t\t\t\t build_zero_cst (TREE_TYPE (niters)));\n+\t basic_block guard_bb = normal_exit (loop)->dest;\n+\t auto_vec new_exits = get_loop_exit_edges (epilog);\n+\t /* If we had a fallthrough edge, the guard will the threaded through\n+\t and so we may need to find the actual final edge. */\n+\t edge final_edge = new_exits[0];\n+\t basic_block guard_to;\n+\t bool fn_exit_p = false;\n+\t if (gsi_end_p (gsi_start_nondebug_bb (final_edge->dest))\n+\t && !gsi_end_p (gsi_start_phis (final_edge->dest))\n+\t && single_succ_p (final_edge->dest))\n+\t {\n+\t auto gsi = gsi_start_phis (final_edge->dest);\n+\t while (!gsi_end_p (gsi))\n+\t\tgsi_remove (&gsi, true);\n+\t guard_to = final_edge->dest;\n+\t fn_exit_p = true;\n+\t }\n+\t else\n+\t guard_to = split_edge (normal_exit (epilog));\n+\n+\t edge guard_e = slpeel_add_loop_guard (guard_bb, guard_cond, guard_to,\n+\t\t\t\t\t guard_bb,\n+\t\t\t\t\t prob_epilog.invert (),\n+\t\t\t\t\t irred_flag);\n+\n+\t basic_block dest = single_succ (guard_to);\n+\t /* If we have a single pred then the previous block is the immediate\n+\t dominator. This may or may not be the guard bb. However if we\n+\t have multiple pred then the guard BB must be the dominator as all\n+\t previous exits got rewrited to the guard BB. */\n+\t if (single_pred_p (dest))\n+\t set_immediate_dominator (CDI_DOMINATORS, dest, guard_to);\n+\t else\n+\t set_immediate_dominator (CDI_DOMINATORS, dest, guard_bb);\n+\n+\t /* We must update all the edges from the new guard_bb. */\n+\t slpeel_update_phi_nodes_for_guard2 (loop, epilog, guard_e,\n+\t\t\t\t\t final_edge);\n+\n+\t /* If we have an additional functione exit block, then thread the updates\n+\t through to the block. Leaving it up to the LCSSA cleanup pass will\n+\t get the wrong values here as it can't handle the merge block we just\n+\t made correctly. */\n+\t if (fn_exit_p)\n+\t {\n+\t\tgphi_iterator gsi_update, gsi_orig, gsi_vect;\n+\t\tfor (gsi_orig = gsi_start_phis (epilog->header),\n+\t\t gsi_update = gsi_start_phis (guard_e->dest),\n+\t\t gsi_vect = gsi_start_phis (loop->header);\n+\t\t !gsi_end_p (gsi_orig) && !gsi_end_p (gsi_update)\n+\t\t && !gsi_end_p (gsi_vect);\n+\t\t gsi_next (&gsi_orig), gsi_next (&gsi_update),\n+\t\t gsi_next (&gsi_vect))\n+\t\t {\n+\t\t gphi *orig_phi = gsi_orig.phi ();\n+\t\t gphi *update_phi = gsi_update.phi ();\n+\t\t gphi *vect_phi = gsi_vect.phi ();\n+\t\t stmt_vec_info phi_info = loop_vinfo->lookup_stmt (vect_phi);\n+\n+\t\t if (iv_phi_p (phi_info))\n+\t\t continue;\n+\n+\t\t tree phi_arg = PHI_ARG_DEF_FROM_EDGE (orig_phi, update_e);\n+\t\t SET_PHI_ARG_DEF (update_phi, update_e->dest_idx, phi_arg);\n+\n+\t\t phi_arg = PHI_ARG_DEF_FROM_EDGE (orig_phi, guard_e);\n+\t\t SET_PHI_ARG_DEF (update_phi, guard_e->dest_idx, phi_arg);\n+\t\t }\n+\t }\n+\t flush_pending_stmts (guard_e);\n+\t}\n+\n if (skip_epilog)\n \t{\n \t guard_cond = fold_build2 (EQ_EXPR, boolean_type_node,\n \t\t\t\t niters, niters_vector_mult_vf);\n-\t guard_bb = single_exit (loop)->dest;\n-\t guard_to = split_edge (single_exit (epilog));\n+\t guard_bb = normal_exit (loop)->dest;\n+\t guard_to = split_edge (normal_exit (epilog));\n \t guard_e = slpeel_add_loop_guard (guard_bb, guard_cond, guard_to,\n \t\t\t\t\t skip_vector ? anchor : guard_bb,\n \t\t\t\t\t prob_epilog.invert (),\n@@ -3010,7 +3477,7 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t if (vect_epilogues)\n \t epilogue_vinfo->skip_this_loop_edge = guard_e;\n \t slpeel_update_phi_nodes_for_guard2 (loop, epilog, guard_e,\n-\t\t\t\t\t single_exit (epilog));\n+\t\t\t\t\t normal_exit (epilog));\n \t /* Only need to handle basic block before epilog loop if it's not\n \t the guard_bb, which is the case when skip_vector is true. */\n \t if (guard_bb != bb_before_epilog)\n@@ -3023,7 +3490,6 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \t}\n else\n \tslpeel_update_phi_nodes_for_lcssa (epilog);\n-\n unsigned HOST_WIDE_INT bound;\n if (bound_scalar.is_constant (&bound))\n \t{\n@@ -3114,7 +3580,6 @@ vect_do_peeling (loop_vec_info loop_vinfo, tree niters, tree nitersm1,\n \n adjust_vec.release ();\n free_original_copy_tables ();\n-\n return vect_epilogues ? epilog : NULL;\n }\n \ndiff --git a/gcc/tree-vect-loop.cc b/gcc/tree-vect-loop.cc\nindex d5c2bff80be9be152707eb9d3932c863948daa73..548946a6bbf8892086a17fe3003da2c3dceadf5b 100644\n--- a/gcc/tree-vect-loop.cc\n+++ b/gcc/tree-vect-loop.cc\n@@ -844,80 +844,106 @@ vect_fixup_scalar_cycles_with_patterns (loop_vec_info loop_vinfo)\n in NUMBER_OF_ITERATIONSM1. Place the condition under which the\n niter information holds in ASSUMPTIONS.\n \n- Return the loop exit condition. */\n+ Return the loop exit conditions. */\n \n \n-static gcond *\n+static vec\n vect_get_loop_niters (class loop *loop, tree *assumptions,\n \t\t tree *number_of_iterations, tree *number_of_iterationsm1)\n {\n- edge exit = single_exit (loop);\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ vec conds;\n+ conds.create (exits.length ());\n class tree_niter_desc niter_desc;\n tree niter_assumptions, niter, may_be_zero;\n- gcond *cond = get_loop_exit_condition (loop);\n \n *assumptions = boolean_true_node;\n *number_of_iterationsm1 = chrec_dont_know;\n *number_of_iterations = chrec_dont_know;\n+\n DUMP_VECT_SCOPE (\"get_loop_niters\");\n \n- if (!exit)\n- return cond;\n+ if (exits.is_empty ())\n+ return conds;\n \n- may_be_zero = NULL_TREE;\n- if (!number_of_iterations_exit_assumptions (loop, exit, &niter_desc, NULL)\n- || chrec_contains_undetermined (niter_desc.niter))\n- return cond;\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"Loop has %d exits.\\n\",\n+\t\t exits.length ());\n \n- niter_assumptions = niter_desc.assumptions;\n- may_be_zero = niter_desc.may_be_zero;\n- niter = niter_desc.niter;\n+ edge exit;\n+ unsigned int i;\n+ FOR_EACH_VEC_ELT (exits, i, exit)\n+ {\n+ gcond *cond = get_edge_condition (exit);\n+ if (cond)\n+\tconds.safe_push (cond);\n \n- if (may_be_zero && integer_zerop (may_be_zero))\n- may_be_zero = NULL_TREE;\n+ if (dump_enabled_p ())\n+\tdump_printf_loc (MSG_NOTE, vect_location, \"Analyzing exit %d...\\n\", i);\n \n- if (may_be_zero)\n- {\n- if (COMPARISON_CLASS_P (may_be_zero))\n+ may_be_zero = NULL_TREE;\n+ if (!number_of_iterations_exit_assumptions (loop, exit, &niter_desc, NULL)\n+ || chrec_contains_undetermined (niter_desc.niter))\n+\tcontinue;\n+\n+ niter_assumptions = niter_desc.assumptions;\n+ may_be_zero = niter_desc.may_be_zero;\n+ niter = niter_desc.niter;\n+\n+ if (may_be_zero && integer_zerop (may_be_zero))\n+\tmay_be_zero = NULL_TREE;\n+\n+ if (may_be_zero)\n \t{\n-\t /* Try to combine may_be_zero with assumptions, this can simplify\n-\t computation of niter expression. */\n-\t if (niter_assumptions && !integer_nonzerop (niter_assumptions))\n-\t niter_assumptions = fold_build2 (TRUTH_AND_EXPR, boolean_type_node,\n-\t\t\t\t\t niter_assumptions,\n-\t\t\t\t\t fold_build1 (TRUTH_NOT_EXPR,\n-\t\t\t\t\t\t\t boolean_type_node,\n-\t\t\t\t\t\t\t may_be_zero));\n+\t if (COMPARISON_CLASS_P (may_be_zero))\n+\t {\n+\t /* Try to combine may_be_zero with assumptions, this can simplify\n+\t\t computation of niter expression. */\n+\t if (niter_assumptions && !integer_nonzerop (niter_assumptions))\n+\t\tniter_assumptions = fold_build2 (TRUTH_AND_EXPR, boolean_type_node,\n+\t\t\t\t\t\t niter_assumptions,\n+\t\t\t\t\t\t fold_build1 (TRUTH_NOT_EXPR,\n+\t\t\t\t\t\t\t boolean_type_node,\n+\t\t\t\t\t\t\t may_be_zero));\n+\t else\n+\t\tniter = fold_build3 (COND_EXPR, TREE_TYPE (niter), may_be_zero,\n+\t\t\t\t build_int_cst (TREE_TYPE (niter), 0),\n+\t\t\t\t rewrite_to_non_trapping_overflow (niter));\n+\n+\t may_be_zero = NULL_TREE;\n+\t }\n+\t else if (integer_nonzerop (may_be_zero) && i == 0)\n+\t {\n+\t *number_of_iterationsm1 = build_int_cst (TREE_TYPE (niter), 0);\n+\t *number_of_iterations = build_int_cst (TREE_TYPE (niter), 1);\n+\t continue;\n+\t }\n \t else\n-\t niter = fold_build3 (COND_EXPR, TREE_TYPE (niter), may_be_zero,\n-\t\t\t\t build_int_cst (TREE_TYPE (niter), 0),\n-\t\t\t\t rewrite_to_non_trapping_overflow (niter));\n+\t continue;\n+ }\n \n-\t may_be_zero = NULL_TREE;\n-\t}\n- else if (integer_nonzerop (may_be_zero))\n+ /* Loop assumptions are based off the normal exit. */\n+ if (i == 0)\n \t{\n-\t *number_of_iterationsm1 = build_int_cst (TREE_TYPE (niter), 0);\n-\t *number_of_iterations = build_int_cst (TREE_TYPE (niter), 1);\n-\t return cond;\n+\t *assumptions = niter_assumptions;\n+\t *number_of_iterationsm1 = niter;\n+\n+\t /* We want the number of loop header executions which is the number\n+\t of latch executions plus one.\n+\t ??? For UINT_MAX latch executions this number overflows to zero\n+\t for loops like do { n++; } while (n != 0); */\n+\t if (niter && !chrec_contains_undetermined (niter))\n+\t niter = fold_build2 (PLUS_EXPR, TREE_TYPE (niter),\n+\t\t\t\t unshare_expr (niter),\n+\t\t\t\t build_int_cst (TREE_TYPE (niter), 1));\n+\t *number_of_iterations = niter;\n \t}\n- else\n-\treturn cond;\n }\n \n- *assumptions = niter_assumptions;\n- *number_of_iterationsm1 = niter;\n-\n- /* We want the number of loop header executions which is the number\n- of latch executions plus one.\n- ??? For UINT_MAX latch executions this number overflows to zero\n- for loops like do { n++; } while (n != 0); */\n- if (niter && !chrec_contains_undetermined (niter))\n- niter = fold_build2 (PLUS_EXPR, TREE_TYPE (niter), unshare_expr (niter),\n-\t\t\t build_int_cst (TREE_TYPE (niter), 1));\n- *number_of_iterations = niter;\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"All loop exits successfully analyzed.\\n\");\n \n- return cond;\n+ return conds;\n }\n \n /* Function bb_in_loop_p\n@@ -1455,7 +1481,8 @@ vect_compute_single_scalar_iteration_cost (loop_vec_info loop_vinfo)\n \n Verify that certain CFG restrictions hold, including:\n - the loop has a pre-header\n- - the loop has a single entry and exit\n+ - the loop has a single entry\n+ - nested loops can have only a single exit.\n - the loop exit condition is simple enough\n - the number of iterations can be analyzed, i.e, a countable loop. The\n niter could be analyzed under some assumptions. */\n@@ -1484,11 +1511,6 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n |\n (exit-bb) */\n \n- if (loop->num_nodes != 2)\n-\treturn opt_result::failure_at (vect_location,\n-\t\t\t\t \"not vectorized:\"\n-\t\t\t\t \" control flow in loop.\\n\");\n-\n if (empty_block_p (loop->header))\n \treturn opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized: empty loop.\\n\");\n@@ -1559,11 +1581,13 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n dump_printf_loc (MSG_NOTE, vect_location,\n \t\t\t \"Considering outer-loop vectorization.\\n\");\n info->inner_loop_cond = inner.loop_cond;\n+\n+ if (!single_exit (loop))\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized: multiple exits.\\n\");\n+\n }\n \n- if (!single_exit (loop))\n- return opt_result::failure_at (vect_location,\n-\t\t\t\t \"not vectorized: multiple exits.\\n\");\n if (EDGE_COUNT (loop->header->preds) != 2)\n return opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized:\"\n@@ -1579,21 +1603,45 @@ vect_analyze_loop_form (class loop *loop, vect_loop_form_info *info)\n \t\t\t\t \"not vectorized: latch block not empty.\\n\");\n \n /* Make sure the exit is not abnormal. */\n- edge e = single_exit (loop);\n- if (e->flags & EDGE_ABNORMAL)\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ edge nexit = normal_exit (loop);\n+ for (edge e : exits)\n+ {\n+ if (e->flags & EDGE_ABNORMAL)\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" abnormal loop exit edge.\\n\");\n+ /* Early break BB must be after the main exit BB. In theory we should\n+\t be able to vectorize the inverse order, but the current flow in the\n+\t the vectorizer always assumes you update success PHI nodes, not\n+\t preds. */\n+ if (e != nexit && !dominated_by_p (CDI_DOMINATORS, nexit->src, e->src))\n+\treturn opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" abnormal loop exit edge order.\\n\");\n+ }\n+\n+ if (exits.length () > 2)\n return opt_result::failure_at (vect_location,\n \t\t\t\t \"not vectorized:\"\n-\t\t\t\t \" abnormal loop exit edge.\\n\");\n-\n- info->loop_cond\n+\t\t\t\t \" too many exits. Only 1 additional exit\"\n+\t\t\t\t \" supported.\\n\");\n+ if (loop->num_nodes != 2 + exits.length () - 1)\n+ return opt_result::failure_at (vect_location,\n+\t\t\t\t \"not vectorized:\"\n+\t\t\t\t \" unsupported control flow in loop.\\n\");\n+ info->conds\n = vect_get_loop_niters (loop, &info->assumptions,\n \t\t\t &info->number_of_iterations,\n \t\t\t &info->number_of_iterationsm1);\n- if (!info->loop_cond)\n+\n+ if (info->conds.length () == 0)\n return opt_result::failure_at\n (vect_location,\n \"not vectorized: complicated exit condition.\\n\");\n \n+ info->loop_cond = info->conds[0];\n+\n if (integer_zerop (info->assumptions)\n || !info->number_of_iterations\n || chrec_contains_undetermined (info->number_of_iterations))\n@@ -1638,8 +1686,17 @@ vect_create_loop_vinfo (class loop *loop, vec_info_shared *shared,\n if (!integer_onep (info->assumptions) && !main_loop_info)\n LOOP_VINFO_NITERS_ASSUMPTIONS (loop_vinfo) = info->assumptions;\n \n- stmt_vec_info loop_cond_info = loop_vinfo->lookup_stmt (info->loop_cond);\n- STMT_VINFO_TYPE (loop_cond_info) = loop_exit_ctrl_vec_info_type;\n+ unsigned int i;\n+ gcond *cond;\n+ FOR_EACH_VEC_ELT (info->conds, i, cond)\n+ {\n+ stmt_vec_info loop_cond_info = loop_vinfo->lookup_stmt (cond);\n+ STMT_VINFO_TYPE (loop_cond_info) = loop_exit_ctrl_vec_info_type;\n+ }\n+\n+ /* Check to see if we're vectorizing multiple exits. */\n+ LOOP_VINFO_EARLY_BREAKS (loop_vinfo) = info->conds.length () > 1;\n+\n if (info->inner_loop_cond)\n {\n stmt_vec_info inner_loop_cond_info\n@@ -2270,10 +2327,13 @@ vect_determine_partial_vectors_and_peeling (loop_vec_info loop_vinfo,\n bool need_peeling_or_partial_vectors_p\n = vect_need_peeling_or_partial_vectors_p (loop_vinfo);\n \n- /* Decide whether to vectorize the loop with partial vectors. */\n+ /* Decide whether to vectorize the loop with partial vectors. Currently\n+ early break vectorization does not support partial vectors as we have\n+ to peel a scalar loop that we can't vectorize. */\n LOOP_VINFO_USING_PARTIAL_VECTORS_P (loop_vinfo) = false;\n LOOP_VINFO_EPIL_USING_PARTIAL_VECTORS_P (loop_vinfo) = false;\n if (LOOP_VINFO_CAN_USE_PARTIAL_VECTORS_P (loop_vinfo)\n+ && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo)\n && need_peeling_or_partial_vectors_p)\n {\n /* For partial-vector-usage=1, try to push the handling of partial\n@@ -2746,13 +2806,14 @@ start_over:\n \n /* If an epilogue loop is required make sure we can create one. */\n if (LOOP_VINFO_PEELING_FOR_GAPS (loop_vinfo)\n- || LOOP_VINFO_PEELING_FOR_NITER (loop_vinfo))\n+ || LOOP_VINFO_PEELING_FOR_NITER (loop_vinfo)\n+ || LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n {\n if (dump_enabled_p ())\n dump_printf_loc (MSG_NOTE, vect_location, \"epilog loop required\\n\");\n if (!vect_can_advance_ivs_p (loop_vinfo)\n-\t || !slpeel_can_duplicate_loop_p (LOOP_VINFO_LOOP (loop_vinfo),\n-\t\t\t\t\t single_exit (LOOP_VINFO_LOOP\n+\t || !slpeel_can_duplicate_loop_p (loop_vinfo,\n+\t\t\t\t\t normal_exit (LOOP_VINFO_LOOP\n \t\t\t\t\t\t\t (loop_vinfo))))\n {\n \t ok = opt_result::failure_at (vect_location,\n@@ -3239,6 +3300,8 @@ vect_analyze_loop (class loop *loop, vec_info_shared *shared)\n \t\t \"***** Choosing vector mode %s\\n\",\n \t\t GET_MODE_NAME (first_loop_vinfo->vector_mode));\n \n+ loop_form_info.conds.release ();\n+\n /* Only vectorize epilogues if PARAM_VECT_EPILOGUES_NOMASK is\n enabled, SIMDUID is not set, it is the innermost loop and we have\n either already found the loop's SIMDLEN or there was no SIMDLEN to\n@@ -3350,6 +3413,8 @@ vect_analyze_loop (class loop *loop, vec_info_shared *shared)\n \t\t\t (first_loop_vinfo->epilogue_vinfos[0]->vector_mode));\n }\n \n+ loop_form_info.conds.release ();\n+\n return first_loop_vinfo;\n }\n \n@@ -7907,6 +7972,237 @@ vect_transform_reduction (loop_vec_info loop_vinfo,\n return true;\n }\n \n+/* When vectorizing early break statements instructions that happen before\n+ the early break in the current BB need to be moved to after the early\n+ break. This function deals with that and assumes that any validaty\n+ checks has already been performed.\n+\n+ While moving the instructions if it encounters a VUSE or VDEF it then\n+ corrects the VUSES as it moves the statements along. CHAINED contains\n+ the list of SSA_NAMES that belong to the dependency chain of the early\n+ break conditional. GDEST is the location in which to insert the new\n+ statements. GSTMT is the iterator to walk up to find statements to\n+ consider moving. REACHING_VUSE contains the dominating VUSE found so far\n+ and CURRENT_VDEF contains the last VDEF we've seen. These are updated in\n+ pre-order and updated in post-order after moving the instruction. */\n+\n+static void\n+move_early_exit_stmts (hash_set *chained, gimple_stmt_iterator *gdest,\n+\t\t gimple_stmt_iterator *gstmt, tree *reaching_vuse,\n+\t\t tree *current_vdef)\n+{\n+ if (gsi_end_p (*gstmt))\n+ return;\n+\n+ gimple *stmt = gsi_stmt (*gstmt);\n+ if (gimple_has_ops (stmt))\n+ {\n+ tree dest = NULL_TREE;\n+ /* Try to find the SSA_NAME being defined. For Statements with an LHS\n+\t use the LHS, if not, assume that the first argument of a call is the\n+\t value being defined. e.g. MASKED_LOAD etc. */\n+ if (gimple_has_lhs (stmt))\n+\t{\n+\t if (is_gimple_assign (stmt))\n+\t dest = gimple_assign_lhs (stmt);\n+\t else if (const gcall *call = dyn_cast (stmt))\n+\t dest = gimple_call_lhs (call);\n+\t}\n+ else if (const gcall *call = dyn_cast (stmt))\n+\tdest = gimple_arg (call, 0);\n+\n+ /* Don't move the scalar instructions. */\n+ bool move\n+\t= dest && (VECTOR_TYPE_P (TREE_TYPE (dest))\n+\t\t || POINTER_TYPE_P (TREE_TYPE (dest)));\n+\n+ /* If we found the defining statement of a something that's part of the\n+\t chain then expand the chain with the new SSA_VARs being used. */\n+ if (chained->contains (dest))\n+\t{\n+\t for (unsigned x = 0; x < gimple_num_args (stmt); x++)\n+\t if (TREE_CODE (gimple_arg (stmt, x)) == SSA_NAME)\n+\t chained->add (gimple_arg (stmt, x));\n+\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t \"found chain %G\", stmt);\n+\t update_stmt (stmt);\n+\t move = false;\n+\t}\n+\n+ if (move)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t \"moving stmt %G\", stmt);\n+\t gsi_move_before (gstmt, gdest);\n+\t gsi_prev (gdest);\n+\t tree vdef = gimple_vdef (stmt);\n+\n+\t /* If we've moved a VDEF, extract the defining MEM and update\n+\t usages of it. TODO: I think this may need some constraints? */\n+\t if (vdef)\n+\t {\n+\t *current_vdef = vdef;\n+\t *reaching_vuse = gimple_vuse (stmt);\n+\t imm_use_iterator imm_iter;\n+\t gimple *use_stmt;\n+\t FOR_EACH_IMM_USE_STMT (use_stmt, imm_iter, vdef)\n+\t\t{\n+\t\t if (!is_a (use_stmt))\n+\t\t continue;\n+\t\t gphi *phi_stmt = as_a (use_stmt);\n+\n+\t\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t\t\"updating vuse %G\", use_stmt);\n+\t\t for (unsigned i = 0; i < gimple_phi_num_args (phi_stmt); i++)\n+\t\t if (gimple_phi_arg_def (phi_stmt, i) == vdef)\n+\t\t {\n+\t\t\tSET_USE (PHI_ARG_DEF_PTR (phi_stmt, i), gimple_vuse (stmt));\n+\t\t\tbreak;\n+\t\t }\n+\t\t}\n+\t }\n+\t update_stmt (stmt);\n+\t}\n+ }\n+\n+ gsi_prev (gstmt);\n+ move_early_exit_stmts (chained, gdest, gstmt, reaching_vuse, current_vdef);\n+\n+ if (gimple_vuse (stmt)\n+ && reaching_vuse && *reaching_vuse\n+ && gimple_vuse (stmt) == *current_vdef)\n+ {\n+ unlink_stmt_vdef (stmt);\n+ gimple_set_vuse (stmt, *reaching_vuse);\n+ update_stmt (stmt);\n+ }\n+}\n+\n+/* Transform the definition stmt STMT_INFO of an early exit\n+ value. */\n+\n+bool\n+vect_transform_early_break (loop_vec_info loop_vinfo,\n+\t\t\t stmt_vec_info stmt_info, gimple_stmt_iterator *gsi,\n+\t\t\t gimple **vec_stmt, slp_tree slp_node)\n+{\n+ tree vectype_out = STMT_VINFO_VECTYPE (stmt_info);\n+ int i;\n+ int ncopies;\n+ int vec_num;\n+\n+ if (!STMT_VINFO_RELEVANT_P (stmt_info))\n+ return false;\n+\n+ gimple_match_op op;\n+ if (!gimple_extract_op (stmt_info->stmt, &op))\n+ gcc_unreachable ();\n+ gcc_assert (op.code.is_tree_code ());\n+ auto code = tree_code (op.code);\n+\n+ tree vectype_in = STMT_VINFO_VECTYPE (stmt_info);\n+ gcc_assert (vectype_in);\n+\n+\n+ if (slp_node)\n+ {\n+ ncopies = 1;\n+ vec_num = SLP_TREE_NUMBER_OF_VEC_STMTS (slp_node);\n+ }\n+ else\n+ {\n+ ncopies = vect_get_num_copies (loop_vinfo, vectype_in);\n+ vec_num = 1;\n+ }\n+\n+ vec_loop_masks *masks = &LOOP_VINFO_MASKS (loop_vinfo);\n+ bool masked_loop_p = LOOP_VINFO_FULLY_MASKED_P (loop_vinfo);\n+\n+ /* Transform. */\n+ tree new_temp = NULL_TREE;\n+ auto_vec vec_oprnds0;\n+ auto_vec vec_oprnds1;\n+ tree def0;\n+\n+ if (dump_enabled_p ())\n+ dump_printf_loc (MSG_NOTE, vect_location, \"transform early-exit.\\n\");\n+\n+ /* FORNOW: Multiple types are not supported for condition. */\n+ if (code == COND_EXPR)\n+ gcc_assert (ncopies == 1);\n+\n+\n+ gimple *stmt = STMT_VINFO_STMT (stmt_info);\n+ basic_block cond_bb = gimple_bb (stmt);\n+ gimple_stmt_iterator cond_gsi = gsi_last_bb (cond_bb);\n+\n+ vect_get_vec_defs (loop_vinfo, stmt_info, slp_node, ncopies,\n+\t\t op.ops[0], &vec_oprnds0, op.ops[1], &vec_oprnds1,\n+\t\t NULL, NULL);\n+\n+ gimple *new_stmt = NULL;\n+ tree cst_0 = build_zero_cst (truth_type_for (vectype_out));\n+ tree cst_m1 = build_minus_one_cst (truth_type_for (vectype_out));\n+\n+ FOR_EACH_VEC_ELT (vec_oprnds0, i, def0)\n+ {\n+ tree vop[3] = { def0, vec_oprnds1[i], NULL_TREE };\n+\t{\n+\t tree cond = make_temp_ssa_name (truth_type_for (vectype_out), NULL, \"mask\");\n+\t gimple *vec_cmp = gimple_build_assign (cond, code, vop[0], vop[1]);\n+\t vect_finish_stmt_generation (loop_vinfo, stmt_info, vec_cmp, &cond_gsi);\n+ if (masked_loop_p)\n+\t {\n+\t tree mask = vect_get_loop_mask (gsi, masks, vec_num * ncopies,\n+\t\t\t\t\t vectype_in, i);\n+\t cond = prepare_vec_mask (loop_vinfo, TREE_TYPE (mask), mask,\n+\t\t\t\t cond, &cond_gsi);\n+\t }\n+\n+\t new_temp = make_temp_ssa_name (truth_type_for (vectype_out), NULL, \"vexit\");\n+ gimple *vec_cond = gimple_build_assign (new_temp, VEC_COND_EXPR,\n+\t\t\t\t\t\t cond, cst_m1, cst_0);\n+\t vect_finish_stmt_generation (loop_vinfo, stmt_info, vec_cond, &cond_gsi);\n+\t new_stmt = vec_cond;\n+\t}\n+\n+ if (slp_node)\n+\tSLP_TREE_VEC_STMTS (slp_node).quick_push (new_stmt);\n+ else\n+\tSTMT_VINFO_VEC_STMTS (stmt_info).safe_push (new_stmt);\n+ }\n+\n+ gcc_assert (new_stmt);\n+ tree lhs = gimple_assign_lhs (new_stmt);\n+\n+ tree t = fold_build2 (NE_EXPR, boolean_type_node, lhs,\n+\t\t\tbuild_zero_cst (truth_type_for (vectype_out)));\n+ t = canonicalize_cond_expr_cond (t);\n+ gimple_cond_set_condition_from_tree ((gcond*)stmt, t);\n+ update_stmt (stmt);\n+\n+ basic_block dest_bb = EDGE_SUCC (cond_bb, 1)->dest;\n+ gimple_stmt_iterator dest_gsi = gsi_start_bb (dest_bb);\n+\n+ hash_set chained;\n+ gimple_stmt_iterator gsi2 = gsi_for_stmt (new_stmt);\n+ chained.add (lhs);\n+ tree vdef;\n+ tree vuse = gimple_vuse (new_stmt);\n+ move_early_exit_stmts (&chained, &dest_gsi, &gsi2, &vuse, &vdef);\n+\n+ if (!slp_node)\n+ *vec_stmt = STMT_VINFO_VEC_STMTS (stmt_info)[0];\n+\n+ return true;\n+}\n+\n+\n+\n /* Transform phase of a cycle PHI. */\n \n bool\n@@ -8185,6 +8481,186 @@ vect_transform_cycle_phi (loop_vec_info loop_vinfo,\n return true;\n }\n \n+/* This function tries to validate whether an early break vectorization\n+ is possible for the current instruction sequence. Returns True i\n+ possible, otherwise False.\n+\n+ Requirements:\n+ - Any memory access must be to a fixed size buffer.\n+ - There must not be any loads and stores to the same object.\n+ - Multiple loads are allowed as long as they don't alias.\n+\n+\n+ Arguments:\n+ - LOOP_VINFO: loop information for the current loop.\n+ - CHAIN: Currently detected sequence of instructions that belong\n+\t to the current early break.\n+ - LOADS: List of all loads found during traversal.\n+ - BASES: List of all load datareferences found during traversal.\n+ - GSTMT: Current position to inspect for validity. The sequence\n+\t will be moved upwards from this point. */\n+\n+static bool\n+validate_early_exit_stmts (loop_vec_info loop_vinfo, hash_set *chain,\n+\t\t\t vec *loads, vec *bases,\n+\t\t\t gimple_stmt_iterator *gstmt)\n+{\n+ if (gsi_end_p (*gstmt))\n+ return true;\n+\n+ gimple *stmt = gsi_stmt (*gstmt);\n+ if (gimple_has_ops (stmt))\n+ {\n+ tree dest = NULL_TREE;\n+ /* Try to find the SSA_NAME being defined. For Statements with an LHS\n+\t use the LHS, if not, assume that the first argument of a call is the\n+\t value being defined. e.g. MASKED_LOAD etc. */\n+ if (gimple_has_lhs (stmt))\n+\t{\n+\t if (is_gimple_assign (stmt))\n+\t dest = gimple_assign_lhs (stmt);\n+\t else if (const gcall *call = dyn_cast (stmt))\n+\t dest = gimple_call_lhs (call);\n+\t}\n+ else if (const gcall *call = dyn_cast (stmt))\n+\tdest = gimple_arg (call, 0);\n+\n+ /* Don't move the scalar instructions. */\n+ bool move\n+\t= dest && (VECTOR_TYPE_P (TREE_TYPE (dest))\n+\t\t || POINTER_TYPE_P (TREE_TYPE (dest)));\n+\n+ /* If we found the defining statement of a something that's part of the\n+\t chain then expand the chain with the new SSA_VARs being used. */\n+ if (chain->contains (dest))\n+\t{\n+\t for (unsigned x = 0; x < gimple_num_args (stmt); x++)\n+\t if (TREE_CODE (gimple_arg (stmt, x)) == SSA_NAME)\n+\t chain->add (gimple_arg (stmt, x));\n+\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t\t\t\"found chain %G\", stmt);\n+\n+\t move = false;\n+\t}\n+\n+ stmt_vec_info stmt_vinfo = loop_vinfo->lookup_stmt (stmt);\n+ if (!stmt_vinfo)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t \"early breaks only supported. Unknown\"\n+\t\t\t \" statement: %G\", stmt);\n+\t return false;\n+\t}\n+\n+ auto dr_ref = STMT_VINFO_DATA_REF (stmt_vinfo);\n+ if (dr_ref)\n+\t{\n+\t /* We currenly only support statically allocated objects due to\n+\t not having first-faulting loads support or peeling for alignment\n+\t support. Compute the isize of the referenced object (it could be\n+\t dynamically allocated). */\n+\t tree obj = DR_BASE_ADDRESS (dr_ref);\n+\t if (!obj || TREE_CODE (obj) != ADDR_EXPR)\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks only supported on statically\"\n+\t\t\t\t \" allocated objects.\\n\");\n+\t return false;\n+\t }\n+\n+\t tree refop = TREE_OPERAND (obj, 0);\n+\t tree refbase = get_base_address (refop);\n+\t if (!refbase || !DECL_P (refbase)\n+\t || TREE_CODE (DECL_SIZE (refbase)) != INTEGER_CST)\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks only supported on statically\"\n+\t\t\t\t \" allocated objects.\\n\");\n+\t return false;\n+\t }\n+\n+\t if (!move && DR_IS_READ (dr_ref))\n+\t {\n+\t\tloads->safe_push (dest);\n+\t\tbases->safe_push (dr_ref);\n+\t }\n+\t else if (DR_IS_WRITE (dr_ref))\n+\t {\n+\t\tfor (auto dr : bases)\n+\t\t if (same_data_refs_base_objects (dr, dr_ref))\n+\t\t return false;\n+\t }\n+\t}\n+\n+ if (move)\n+\t{\n+\t if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_NOTE, vect_location,\n+\t\t \"analyzing stmt %G\", stmt);\n+\n+\t for (tree ref : loads)\n+\t if (stmt_may_clobber_ref_p (stmt, ref, true))\n+\t {\n+\t if (dump_enabled_p ())\n+\t\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"early breaks not supported as memory used\"\n+\t\t\t\t \" may alias.\\n\");\n+\t return false;\n+\t }\n+\t}\n+ }\n+\n+ gsi_prev (gstmt);\n+ return validate_early_exit_stmts (loop_vinfo, chain, loads, bases, gstmt);\n+}\n+\n+/* Check to see if the current early break given in STMT_INFO is valid for\n+ vectorization. */\n+\n+bool\n+vectorizable_early_exit (vec_info *vinfo,\n+\t\t\tstmt_vec_info stmt_info, slp_tree /* slp_node */,\n+\t\t\tslp_instance /* slp_node_instance */,\n+\t\t\tstmt_vector_for_cost * /* cost_vec */)\n+{\n+ loop_vec_info loop_vinfo = dyn_cast (vinfo);\n+\n+ if (!loop_vinfo\n+ || !is_a (STMT_VINFO_STMT (stmt_info)))\n+ return false;\n+\n+ if (STMT_VINFO_DEF_TYPE (stmt_info) != vect_early_exit_def)\n+ return false;\n+\n+ tree vectype = STMT_VINFO_VECTYPE (stmt_info);\n+ tree truth_type = truth_type_for (vectype);\n+\n+ auto optab = direct_optab_handler (cbranch_optab, TYPE_MODE (truth_type));\n+ if (optab == CODE_FOR_nothing)\n+ {\n+ if (dump_enabled_p ())\n+\t dump_printf_loc (MSG_MISSED_OPTIMIZATION, vect_location,\n+\t\t\t\t \"can't vectorize early exit because the \"\n+\t\t\t\t \"target doesn't support flag setting vector \"\n+\t\t\t\t \"comparisons.\\n\");\n+ return false;\n+ }\n+\n+ hash_set chain;\n+ auto_vec loads;\n+ auto_vec bases;\n+\n+ gimple *stmt = STMT_VINFO_STMT (stmt_info);\n+ gimple_stmt_iterator gsi = gsi_for_stmt (stmt);\n+\n+ return validate_early_exit_stmts (loop_vinfo, &chain, &loads, &bases, &gsi);\n+}\n+\n /* Vectorizes LC PHIs. */\n \n bool\n@@ -9993,13 +10469,24 @@ vectorizable_live_operation (vec_info *vinfo,\n \t new_tree = lane_extract ;\n \t lhs' = new_tree; */\n \n+ /* When vectorizing an early break, any live statement that is used\n+\t outside of the loop are dead. The loop will never get to them.\n+\t We could change the liveness value during analysis instead but since\n+\t the below code is invalid anyway just ignore it during codegen. */\n+ if (LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n+\treturn true;\n+\n class loop *loop = LOOP_VINFO_LOOP (loop_vinfo);\n- basic_block exit_bb = single_exit (loop)->dest;\n+ basic_block exit_bb = normal_exit (loop)->dest;\n gcc_assert (single_pred_p (exit_bb));\n \n tree vec_lhs_phi = copy_ssa_name (vec_lhs);\n gimple *phi = create_phi_node (vec_lhs_phi, exit_bb);\n- SET_PHI_ARG_DEF (phi, single_exit (loop)->dest_idx, vec_lhs);\n+ /* For early exits we need to compute the right exit. The current\n+\t approach punts to a scalar loop instead. If we were to vectorize\n+\t the exit condition below needs to take into account the difference\n+\t between a `break` edge and a `return` edge. */\n+ SET_PHI_ARG_DEF (phi, normal_exit (loop)->dest_idx, vec_lhs);\n \n gimple_seq stmts = NULL;\n tree new_tree;\n@@ -10438,7 +10925,8 @@ scale_profile_for_vect_loop (class loop *loop, unsigned vf)\n scale_loop_frequencies (loop, p);\n }\n \n- edge exit_e = single_exit (loop);\n+ edge exit_e = normal_exit (loop);\n+\n exit_e->probability = profile_probability::always () / (new_est_niter + 1);\n \n edge exit_l = single_pred_edge (loop->latch);\n@@ -10787,7 +11275,7 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n /* Make sure there exists a single-predecessor exit bb. Do this before \n versioning. */\n edge e = single_exit (loop);\n- if (! single_pred_p (e->dest))\n+ if (e && ! single_pred_p (e->dest))\n {\n split_loop_exit_edge (e, true);\n if (dump_enabled_p ())\n@@ -10813,7 +11301,7 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n if (LOOP_VINFO_SCALAR_LOOP (loop_vinfo))\n {\n e = single_exit (LOOP_VINFO_SCALAR_LOOP (loop_vinfo));\n- if (! single_pred_p (e->dest))\n+ if (e && ! single_pred_p (e->dest))\n \t{\n \t split_loop_exit_edge (e, true);\n \t if (dump_enabled_p ())\n@@ -11146,7 +11634,8 @@ vect_transform_loop (loop_vec_info loop_vinfo, gimple *loop_vectorized_call)\n \n /* Loops vectorized with a variable factor won't benefit from\n unrolling/peeling. */\n- if (!vf.is_constant ())\n+ if (!vf.is_constant ()\n+ && !LOOP_VINFO_EARLY_BREAKS (loop_vinfo))\n {\n loop->unroll = 1;\n if (dump_enabled_p ())\ndiff --git a/gcc/tree-vect-stmts.cc b/gcc/tree-vect-stmts.cc\nindex 4e0d75e0d7586ad57a37850d8a70f6182ecb13d0..4f9446a5c699288be093c556ec527e87cf788317 100644\n--- a/gcc/tree-vect-stmts.cc\n+++ b/gcc/tree-vect-stmts.cc\n@@ -342,9 +342,28 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n *live_p = false;\n \n /* cond stmt other than loop exit cond. */\n- if (is_ctrl_stmt (stmt_info->stmt)\n- && STMT_VINFO_TYPE (stmt_info) != loop_exit_ctrl_vec_info_type)\n- *relevant = vect_used_in_scope;\n+ if (is_ctrl_stmt (stmt_info->stmt))\n+ {\n+ /* Ideally EDGE_LOOP_EXIT would have been set on the exit edge, but\n+\t it looks like loop_manip doesn't do that.. So we have to do it\n+\t the hard way. */\n+ basic_block bb = gimple_bb (stmt_info->stmt);\n+ basic_block *bbs = LOOP_VINFO_BBS (loop_vinfo);\n+ edge exit = BRANCH_EDGE (bb);\n+ unsigned nbbs = loop->num_nodes;\n+ bool exit_bb = true;\n+ for (unsigned i = 0; i < nbbs; i++)\n+\t{\n+\t if (exit->dest == bbs[i])\n+\t {\n+\t exit_bb = false;\n+\t break;\n+\t }\n+\t}\n+\n+ if (exit_bb)\n+\t*relevant = vect_used_in_scope;\n+ }\n \n /* changing memory. */\n if (gimple_code (stmt_info->stmt) != GIMPLE_PHI)\n@@ -357,6 +376,11 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n \t*relevant = vect_used_in_scope;\n }\n \n+ auto_vec exits = get_loop_exit_edges (loop);\n+ auto_bitmap exit_bbs;\n+ for (edge exit : exits)\n+ bitmap_set_bit (exit_bbs, exit->dest->index);\n+\n /* uses outside the loop. */\n FOR_EACH_PHI_OR_STMT_DEF (def_p, stmt_info->stmt, op_iter, SSA_OP_DEF)\n {\n@@ -375,7 +399,7 @@ vect_stmt_relevant_p (stmt_vec_info stmt_info, loop_vec_info loop_vinfo,\n \t /* We expect all such uses to be in the loop exit phis\n \t\t (because of loop closed form) */\n \t gcc_assert (gimple_code (USE_STMT (use_p)) == GIMPLE_PHI);\n-\t gcc_assert (bb == single_exit (loop)->dest);\n+\t gcc_assert (bitmap_bit_p (exit_bbs, bb->index));\n \n *live_p = true;\n \t }\n@@ -1845,7 +1869,7 @@ check_load_store_for_partial_vectors (loop_vec_info loop_vinfo, tree vectype,\n MASK_TYPE is the type of both masks. If new statements are needed,\n insert them before GSI. */\n \n-static tree\n+tree\n prepare_vec_mask (loop_vec_info loop_vinfo, tree mask_type, tree loop_mask,\n \t\t tree vec_mask, gimple_stmt_iterator *gsi)\n {\n@@ -11158,11 +11182,14 @@ vect_analyze_stmt (vec_info *vinfo,\n \t\t\t node_instance, cost_vec);\n if (!res)\n \treturn res;\n- }\n+ }\n+ else if (is_ctrl_stmt (stmt_info->stmt))\n+ STMT_VINFO_DEF_TYPE (stmt_info) = vect_early_exit_def;\n \n switch (STMT_VINFO_DEF_TYPE (stmt_info))\n {\n case vect_internal_def:\n+ case vect_early_exit_def:\n break;\n \n case vect_reduction_def:\n@@ -11195,6 +11222,7 @@ vect_analyze_stmt (vec_info *vinfo,\n {\n gcall *call = dyn_cast (stmt_info->stmt);\n gcc_assert (STMT_VINFO_VECTYPE (stmt_info)\n+\t\t || gimple_code (stmt_info->stmt) == GIMPLE_COND\n \t\t || (call && gimple_call_lhs (call) == NULL_TREE));\n *need_to_vectorize = true;\n }\n@@ -11237,7 +11265,9 @@ vect_analyze_stmt (vec_info *vinfo,\n \t || vectorizable_lc_phi (as_a (vinfo),\n \t\t\t\t stmt_info, NULL, node)\n \t || vectorizable_recurr (as_a (vinfo),\n-\t\t\t\t stmt_info, NULL, node, cost_vec));\n+\t\t\t\t stmt_info, NULL, node, cost_vec)\n+\t || vectorizable_early_exit (vinfo, stmt_info,\n+\t\t\t\t node, node_instance, cost_vec));\n else\n {\n if (bb_vinfo)\n@@ -11260,7 +11290,10 @@ vect_analyze_stmt (vec_info *vinfo,\n \t\t\t\t\t NULL, NULL, node, cost_vec)\n \t || vectorizable_comparison (vinfo, stmt_info, NULL, NULL, node,\n \t\t\t\t\t cost_vec)\n-\t || vectorizable_phi (vinfo, stmt_info, NULL, node, cost_vec));\n+\t || vectorizable_phi (vinfo, stmt_info, NULL, node, cost_vec)\n+\t || vectorizable_early_exit (vinfo, stmt_info, node,\n+\t\t\t\t\t node_instance, cost_vec));\n+\n }\n \n if (node)\n@@ -11418,6 +11451,12 @@ vect_transform_stmt (vec_info *vinfo,\n gcc_assert (done);\n break;\n \n+ case loop_exit_ctrl_vec_info_type:\n+ done = vect_transform_early_break (as_a (vinfo), stmt_info,\n+\t\t\t\t gsi, &vec_stmt, slp_node);\n+ gcc_assert (done);\n+ break;\n+\n default:\n if (!STMT_VINFO_LIVE_P (stmt_info))\n \t{\n@@ -11816,6 +11855,9 @@ vect_is_simple_use (tree operand, vec_info *vinfo, enum vect_def_type *dt,\n \tcase vect_first_order_recurrence:\n \t dump_printf (MSG_NOTE, \"first order recurrence\\n\");\n \t break;\n+\tcase vect_early_exit_def:\n+\t dump_printf (MSG_NOTE, \"early exit\\n\");\n+\t break;\n \tcase vect_unknown_def_type:\n \t dump_printf (MSG_NOTE, \"unknown\\n\");\n \t break;\n@@ -12486,6 +12528,8 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n *nunits_vectype_out = NULL_TREE;\n \n if (gimple_get_lhs (stmt) == NULL_TREE\n+ /* Allow vector conditionals through here. */\n+ && !is_ctrl_stmt (stmt)\n /* MASK_STORE has no lhs, but is ok. */\n && !gimple_call_internal_p (stmt, IFN_MASK_STORE))\n {\n@@ -12502,7 +12546,7 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n \t}\n \n return opt_result::failure_at (stmt,\n-\t\t\t\t \"not vectorized: irregular stmt.%G\", stmt);\n+\t\t\t\t \"not vectorized: irregular stmt: %G\", stmt);\n }\n \n tree vectype;\n@@ -12531,6 +12575,8 @@ vect_get_vector_types_for_stmt (vec_info *vinfo, stmt_vec_info stmt_info,\n \tscalar_type = TREE_TYPE (DR_REF (dr));\n else if (gimple_call_internal_p (stmt, IFN_MASK_STORE))\n \tscalar_type = TREE_TYPE (gimple_call_arg (stmt, 3));\n+ else if (is_ctrl_stmt (stmt))\n+\tscalar_type = TREE_TYPE (gimple_cond_rhs (stmt));\n else\n \tscalar_type = TREE_TYPE (gimple_get_lhs (stmt));\n \ndiff --git a/gcc/tree-vectorizer.h b/gcc/tree-vectorizer.h\nindex 016961da8510ca7dd2d07e716cbe35623ed2d9a5..edbb7228d3aae29b6f51fdab284f49ac57c6612d 100644\n--- a/gcc/tree-vectorizer.h\n+++ b/gcc/tree-vectorizer.h\n@@ -63,6 +63,7 @@ enum vect_def_type {\n vect_internal_def,\n vect_induction_def,\n vect_reduction_def,\n+ vect_early_exit_def,\n vect_double_reduction_def,\n vect_nested_cycle,\n vect_first_order_recurrence,\n@@ -836,6 +837,10 @@ public:\n we need to peel off iterations at the end to form an epilogue loop. */\n bool peeling_for_niter;\n \n+ /* When the loop has early breaks that we can vectorize we need to peel\n+ the loop for the break finding loop. */\n+ bool early_breaks;\n+\n /* True if there are no loop carried data dependencies in the loop.\n If loop->safelen <= 1, then this is always true, either the loop\n didn't have any loop carried data dependencies, or the loop is being\n@@ -921,6 +926,7 @@ public:\n #define LOOP_VINFO_REDUCTION_CHAINS(L) (L)->reduction_chains\n #define LOOP_VINFO_PEELING_FOR_GAPS(L) (L)->peeling_for_gaps\n #define LOOP_VINFO_PEELING_FOR_NITER(L) (L)->peeling_for_niter\n+#define LOOP_VINFO_EARLY_BREAKS(L) (L)->early_breaks\n #define LOOP_VINFO_NO_DATA_DEPENDENCIES(L) (L)->no_data_dependencies\n #define LOOP_VINFO_SCALAR_LOOP(L)\t (L)->scalar_loop\n #define LOOP_VINFO_SCALAR_LOOP_SCALING(L) (L)->scalar_loop_scaling\n@@ -970,7 +976,7 @@ public:\n typedef opt_pointer_wrapper opt_loop_vec_info;\n \n static inline loop_vec_info\n-loop_vec_info_for_loop (class loop *loop)\n+loop_vec_info_for_loop (const class loop *loop)\n {\n return (loop_vec_info) loop->aux;\n }\n@@ -2107,7 +2113,7 @@ class auto_purge_vect_location\n in tree-vect-loop-manip.cc. */\n extern void vect_set_loop_condition (class loop *, loop_vec_info,\n \t\t\t\t tree, tree, tree, bool);\n-extern bool slpeel_can_duplicate_loop_p (const class loop *, const_edge);\n+extern bool slpeel_can_duplicate_loop_p (const loop_vec_info, const_edge);\n class loop *slpeel_tree_duplicate_loop_to_edge_cfg (class loop *,\n \t\t\t\t\t\t class loop *, edge);\n class loop *vect_loop_versioning (loop_vec_info, gimple *);\n@@ -2306,6 +2312,7 @@ struct vect_loop_form_info\n tree number_of_iterations;\n tree number_of_iterationsm1;\n tree assumptions;\n+ vec conds;\n gcond *loop_cond;\n gcond *inner_loop_cond;\n };\n@@ -2326,6 +2333,9 @@ extern bool vectorizable_induction (loop_vec_info, stmt_vec_info,\n extern bool vect_transform_reduction (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple_stmt_iterator *,\n \t\t\t\t gimple **, slp_tree);\n+extern bool vect_transform_early_break (loop_vec_info, stmt_vec_info,\n+\t\t\t\t\tgimple_stmt_iterator *,\n+\t\t\t\t\tgimple **, slp_tree);\n extern bool vect_transform_cycle_phi (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple **,\n \t\t\t\t slp_tree, slp_instance);\n@@ -2335,6 +2345,11 @@ extern bool vectorizable_phi (vec_info *, stmt_vec_info, gimple **, slp_tree,\n \t\t\t stmt_vector_for_cost *);\n extern bool vectorizable_recurr (loop_vec_info, stmt_vec_info,\n \t\t\t\t gimple **, slp_tree, stmt_vector_for_cost *);\n+extern bool vectorizable_early_exit (vec_info *, stmt_vec_info,\n+\t\t\t\t slp_tree, slp_instance,\n+\t\t\t\t stmt_vector_for_cost *);\n+extern tree prepare_vec_mask (loop_vec_info, tree, tree,\n+\t\t\t tree, gimple_stmt_iterator *);\n extern bool vect_emulated_vector_p (tree);\n extern bool vect_can_vectorize_without_simd_p (tree_code);\n extern bool vect_can_vectorize_without_simd_p (code_helper);\ndiff --git a/gcc/tree-vectorizer.cc b/gcc/tree-vectorizer.cc\nindex 6ec49511d74bd2e0e5dd51823a6c41180f08716c..4aa46c7c0d8235d3b783ce930e5df3480e1b3ef9 100644\n--- a/gcc/tree-vectorizer.cc\n+++ b/gcc/tree-vectorizer.cc\n@@ -1382,7 +1382,9 @@ pass_vectorize::execute (function *fun)\n \t predicates that need to be shared for optimal predicate usage.\n \t However reassoc will re-order them and prevent CSE from working\n \t as it should. CSE only the loop body, not the entry. */\n- bitmap_set_bit (exit_bbs, single_exit (loop)->dest->index);\n+ auto_vec exits = get_loop_exit_edges (loop);\n+ for (edge exit : exits)\n+\tbitmap_set_bit (exit_bbs, exit->dest->index);\n \n edge entry = EDGE_PRED (loop_preheader_edge (loop)->src, 0 100 248k 100 248k 100 150 3398k 2054 --:--:-- --:--:-- --:--:-- 3400k );\n do_rpo_vn (fun, entry, exit_bbs);\n","prefixes":["1/2"]}+ exit 1 Build step 'Execute shell' marked build as failure Finished: FAILURE