Started by user snail Running as SYSTEM [EnvInject] - Loading node environment variables. Building remotely on docker-jenkins-agent in workspace /home/jenkins/agent/workspace/binutils-gdb [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Deferred wipeout is used... [WS-CLEANUP] Done The recommended git tool is: NONE using credential 0adb5fc7-caa2-429d-97d2-c7fa2fa1d884 Cloning the remote Git repository Using shallow clone with depth 1 Avoid fetching tags Cloning repository git@github.com:plctlab/patchwork-binutils-gdb.git > git init /home/jenkins/agent/workspace/binutils-gdb # timeout=10 Fetching upstream changes from git@github.com:plctlab/patchwork-binutils-gdb.git > git --version # timeout=10 > git --version # 'git version 2.37.2' using GIT_SSH to set credentials patchwork github wangliu-iscas git ssh key Verifying host key using known hosts file, will automatically accept unseen keys > git fetch --no-tags --force --progress --depth=1 -- git@github.com:plctlab/patchwork-binutils-gdb.git +refs/heads/*:refs/remotes/origin/* # timeout=10 > git config remote.origin.url git@github.com:plctlab/patchwork-binutils-gdb.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/*:refs/remotes/origin/* # timeout=10 Avoid second fetch > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 Checking out Revision 80aa6647b1678fe84b5af5595ad939b48febf6a0 (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 80aa6647b1678fe84b5af5595ad939b48febf6a0 # timeout=10 Commit message: "Fix mmo memory leaks" > git rev-list --no-walk fe8cdc8ec145a166414fc375cf2cb65d9a8085a1 # timeout=10 First time build. Skipping changelog. [EnvInject] - Mask passwords that will be passed as build parameters. [EnvInject] - Executing scripts and injecting environment variables after the SCM step. [EnvInject] - Injecting as environment variables the properties content GITHUB_REPO=https://github.com/plctlab/patchwork-binutils-gdb PATCHWORK_URL=https://patchwork.plctlab.org [EnvInject] - Variables injected successfully. [binutils-gdb] $ /usr/bin/env bash /tmp/jenkins11702410514580032726.sh + git config pw.server https://patchwork.plctlab.org/api/1.2/ + git config pw.project binutils-gdb + git config pw.token [*******] ++ date +%Y-%m + now_date=2023-02 ++ date +%Y + now_date_year=2023 + bundle_name=binutils-gdb_2023-02 ++ curl -s -H 'Authorization: Token [*******]' 'https://patchwork.plctlab.org/api/1.2/bundles/?project=binutils-gdb&per_page=999' + bundle_response='[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"}]' ++ jq -rc '.[].name' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"}]' + bundle_name_list='binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02' + [[ binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 binutils-gdb_2022-12 binutils-gdb_2023-01 binutils-gdb_2023-02 =~ 2023-02 ]] ++ jq -rc --arg bundle_name binutils-gdb_2023-02 '.[] | select(.name==$bundle_name) | (.id|tostring)' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"},{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"},{"id":20720,"url":"https://patchwork.plctlab.org/api/1.2/patches/20720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/","msgid":"<20221116053326.1337432-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-16T05:33:26","name":"PR29788, gprofng cannot display Java'\''s generated assembly code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116053326.1337432-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":21321,"url":"https://patchwork.plctlab.org/api/1.2/patches/21321/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/","msgid":"<20221116232039.1793148-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-16T23:20:39","name":"ld: Always call elf_backend_output_arch_local_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232039.1793148-1-hjl.tools@gmail.com/mbox/"},{"id":21322,"url":"https://patchwork.plctlab.org/api/1.2/patches/21322/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/","msgid":"<20221116232132.1009459-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-16T23:21:32","name":"[gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221116232132.1009459-1-indu.bhagat@oracle.com/mbox/"},{"id":21449,"url":"https://patchwork.plctlab.org/api/1.2/patches/21449/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/","msgid":"<20221117060234.1771025-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-17T06:02:34","name":"[V2,gas,aarch64] : fix build breakage for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117060234.1771025-1-indu.bhagat@oracle.com/mbox/"},{"id":21662,"url":"https://patchwork.plctlab.org/api/1.2/patches/21662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:02","name":"[1/2] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a050b8da-b978-d443-eee0-32b5a7836bb4@suse.com/mbox/"},{"id":21663,"url":"https://patchwork.plctlab.org/api/1.2/patches/21663/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T13:29:36","name":"[2/2] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d9b5137b-3bc0-8496-4533-03402ac00628@suse.com/mbox/"},{"id":21682,"url":"https://patchwork.plctlab.org/api/1.2/patches/21682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/","msgid":"<20221117143419.19571-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-17T14:34:19","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117143419.19571-1-bwerl.dev@gmail.com/mbox/"},{"id":21850,"url":"https://patchwork.plctlab.org/api/1.2/patches/21850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/","msgid":"<20221117170546.1941945-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-17T17:05:46","name":"i386: Move i386_seg_prefixes to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221117170546.1941945-1-hjl.tools@gmail.com/mbox/"},{"id":21858,"url":"https://patchwork.plctlab.org/api/1.2/patches/21858/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-17T17:44:00","name":"binutils: partially revert 17c6c3b99156fe82c1e637e1a5fd9f163ac788c8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAPOVtOvi0D-u7MKAuO97-q241JZFojD8xppn3GdF2kH57iT+TA@mail.gmail.com/mbox/"},{"id":21992,"url":"https://patchwork.plctlab.org/api/1.2/patches/21992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/","msgid":"<20221118003212.3628771-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-18T00:32:12","name":"riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221118003212.3628771-1-christoph.muellner@vrull.eu/mbox/"},{"id":22004,"url":"https://patchwork.plctlab.org/api/1.2/patches/22004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:02:47","name":"go32 sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZt50nhFXkf2WU@squeak.grove.modra.org/mbox/"},{"id":22005,"url":"https://patchwork.plctlab.org/api/1.2/patches/22005/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-18T01:03:15","name":"PR29799 heap buffer overflow in display_gdb_index dwarf.c:10548","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3bZ0x42eeZFSqXt@squeak.grove.modra.org/mbox/"},{"id":22050,"url":"https://patchwork.plctlab.org/api/1.2/patches/22050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/","msgid":"<4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:02:21","name":"RISC-V: Add INSN_DREF to memory read/write instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4c45925619ab51261ca87d309883c9aa7cd05240.1668736896.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22053,"url":"https://patchwork.plctlab.org/api/1.2/patches/22053/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:48","name":"[v4,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13809b68ae60e912f3cb8e9bedd8eedf3899b547.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22051,"url":"https://patchwork.plctlab.org/api/1.2/patches/22051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:49","name":"[v4,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9abf4696a17c5407a75d87b3c200fb9958ff227e.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22052,"url":"https://patchwork.plctlab.org/api/1.2/patches/22052/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:50","name":"[v4,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/80185b54704af681ba81c6f84b6ce099cc3b5970.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22055,"url":"https://patchwork.plctlab.org/api/1.2/patches/22055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:51","name":"[v4,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5d675a4132e2f6160d3294563e16f5093b5b1e20.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22056,"url":"https://patchwork.plctlab.org/api/1.2/patches/22056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:52","name":"[v4,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27a4301cbae3d6788c878924f55aa9a6ae910669.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22058,"url":"https://patchwork.plctlab.org/api/1.2/patches/22058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:53","name":"[v4,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7f0ea4bf1af541504b72791b5217253b2450071c.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22057,"url":"https://patchwork.plctlab.org/api/1.2/patches/22057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T02:07:54","name":"[v4,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5d45f2c8d1bb5b2d9adbfa117a3fc7d32afd6c9.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22054,"url":"https://patchwork.plctlab.org/api/1.2/patches/22054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/","msgid":"<3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-18T02:07:55","name":"[v4,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3c1e28e61eb0275d0fd02a7d9ff956cc4f589104.1668737241.git.research_trasio@irq.a4lg.com/mbox/"},{"id":22215,"url":"https://patchwork.plctlab.org/api/1.2/patches/22215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/","msgid":"<028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com>","list_archive_url":null,"date":"2022-11-18T09:12:10","name":"[v2,1/4] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/028280ab-56ad-2380-6bdd-3c944695ec5f@suse.com/mbox/"},{"id":22216,"url":"https://patchwork.plctlab.org/api/1.2/patches/22216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:01","name":"[v2,2/4] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9a2ae11-6e9c-e9a8-88f6-17c686f0b844@suse.com/mbox/"},{"id":22217,"url":"https://patchwork.plctlab.org/api/1.2/patches/22217/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:13:24","name":"[v2,3/4] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fad783e7-e00a-c3c1-cb6d-89b70816a737@suse.com/mbox/"},{"id":22218,"url":"https://patchwork.plctlab.org/api/1.2/patches/22218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-18T09:14:05","name":"[v2,4/4] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e3d67085-1385-d576-8656-30454f9e4474@suse.com/mbox/"},{"id":23223,"url":"https://patchwork.plctlab.org/api/1.2/patches/23223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"<2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-19T07:10:33","name":"[1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e469b6dd7d8b93ffd3cac333dd58d172a8f28d6.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23224,"url":"https://patchwork.plctlab.org/api/1.2/patches/23224/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-19T07:10:34","name":"[2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ed49fad6bc6aa4f59d619fd6b445582331594e08.1668841829.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23362,"url":"https://patchwork.plctlab.org/api/1.2/patches/23362/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:40","name":"[1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7487608537fcd71f322e56d40bfb2cc605cee89a.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23361,"url":"https://patchwork.plctlab.org/api/1.2/patches/23361/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:08:41","name":"[2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e984efaf6c2d42891fa466338d999bf8b292dd7d.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23366,"url":"https://patchwork.plctlab.org/api/1.2/patches/23366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/","msgid":"<844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:08:42","name":"[3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/844db363911065a3b5f0c5e4601f89ee1d7360c5.1668906514.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23363,"url":"https://patchwork.plctlab.org/api/1.2/patches/23363/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:07","name":"[1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/88793c204c9270376959c6276fb1b63275bef3c8.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23365,"url":"https://patchwork.plctlab.org/api/1.2/patches/23365/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"<55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T01:10:08","name":"[2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55a36e28e1cb3983c637b3019d48717278574591.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23364,"url":"https://patchwork.plctlab.org/api/1.2/patches/23364/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-20T01:10:09","name":"[3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d41edfbaf150abb20fd78e8518ca5a9e7e5eb74f.1668906599.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23372,"url":"https://patchwork.plctlab.org/api/1.2/patches/23372/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:27","name":"[v3,1/3] RISC-V: Make \"priv-spec\" overridable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/94304c8d9174ae7e9cf52abc3af6ccf5e3e0ecd9.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23371,"url":"https://patchwork.plctlab.org/api/1.2/patches/23371/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:28","name":"[v3,2/3] RISC-V: Add \"arch\" disassembler option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d6008e38402c4e60ada6f3d3db14b92815177d8.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23370,"url":"https://patchwork.plctlab.org/api/1.2/patches/23370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/","msgid":"<70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-20T02:23:29","name":"[v3,3/3] gdb/testsuite: RISC-V disassembler option tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70a4ac1ba8c12101de56c24d3a47939a2f5ee542.1668910970.git.research_trasio@irq.a4lg.com/mbox/"},{"id":23667,"url":"https://patchwork.plctlab.org/api/1.2/patches/23667/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221121110926.124434-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-21T11:09:26","name":"[v3] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121110926.124434-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":23697,"url":"https://patchwork.plctlab.org/api/1.2/patches/23697/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/","msgid":"<20221121120037.19325-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-21T12:00:37","name":"[v2] RISC-V: Make R_RISCV_SUB6 conforms to riscv ABI standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121120037.19325-1-zengxiao@eswincomputing.com/mbox/"},{"id":23957,"url":"https://patchwork.plctlab.org/api/1.2/patches/23957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/","msgid":"<20221121171544.3291-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-21T17:15:44","name":"opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221121171544.3291-1-shahab@synopsys.com/mbox/"},{"id":24026,"url":"https://patchwork.plctlab.org/api/1.2/patches/24026/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-21T21:48:31","name":"PR29807, SIGSEGV when linking fuzzed PE object","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3vyL3UATztRRM8v@squeak.grove.modra.org/mbox/"},{"id":24269,"url":"https://patchwork.plctlab.org/api/1.2/patches/24269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/","msgid":"<20221122110927.2328582-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-22T11:09:27","name":"[v3] riscv: Add AIA extension support (Smaia, Ssaia)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122110927.2328582-1-christoph.muellner@vrull.eu/mbox/"},{"id":24318,"url":"https://patchwork.plctlab.org/api/1.2/patches/24318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/","msgid":"<20221122120339.23186-1-shahab@synopsys.com>","list_archive_url":null,"date":"2022-11-22T12:03:39","name":"[PUSHED] opcodes: Correct address for ARC'\''s \"isa_config\" aux reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122120339.23186-1-shahab@synopsys.com/mbox/"},{"id":24501,"url":"https://patchwork.plctlab.org/api/1.2/patches/24501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/","msgid":"<20221122181927.251937-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T18:19:27","name":"x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122181927.251937-1-hjl.tools@gmail.com/mbox/"},{"id":24599,"url":"https://patchwork.plctlab.org/api/1.2/patches/24599/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-22T21:59:00","name":"Don'\''t use \"long\" in readelf for file offsets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y31GJLbFpb5DCn2F@squeak.grove.modra.org/mbox/"},{"id":24600,"url":"https://patchwork.plctlab.org/api/1.2/patches/24600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/","msgid":"<20221122220236.429230-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-22T22:02:36","name":"x86: Don'\''t define _TLS_MODULE_BASE_ for ld -r","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122220236.429230-1-hjl.tools@gmail.com/mbox/"},{"id":24605,"url":"https://patchwork.plctlab.org/api/1.2/patches/24605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/","msgid":"<20221122221028.2924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-22T22:10:28","name":"sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221122221028.2924195-1-indu.bhagat@oracle.com/mbox/"},{"id":24787,"url":"https://patchwork.plctlab.org/api/1.2/patches/24787/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:48","name":"[v2,1/2] RISC-V: Make .insn tests stricter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdcd78c77ec384da0cb74a6d91c1e7f00bdde6cf.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24789,"url":"https://patchwork.plctlab.org/api/1.2/patches/24789/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-23T08:30:49","name":"[v2,2/2] RISC-V: Better support for long instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cdd1f831660ce24353b47dc4098992f136e45bcc.1669192210.git.research_trasio@irq.a4lg.com/mbox/"},{"id":24873,"url":"https://patchwork.plctlab.org/api/1.2/patches/24873/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/","msgid":"<40d1240c-154b-ecea-c391-9fab12129b2b@suse.com>","list_archive_url":null,"date":"2022-11-23T10:33:38","name":"[1/3] x86: correct handling of LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40d1240c-154b-ecea-c391-9fab12129b2b@suse.com/mbox/"},{"id":24876,"url":"https://patchwork.plctlab.org/api/1.2/patches/24876/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/","msgid":"<3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com>","list_archive_url":null,"date":"2022-11-23T10:34:34","name":"[2/3] x86: add missing CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dbee940-c57e-f89f-fdb1-730b275c0c17@suse.com/mbox/"},{"id":24882,"url":"https://patchwork.plctlab.org/api/1.2/patches/24882/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/","msgid":"<0168ba4a-766c-7cfe-7917-53259f846da0@suse.com>","list_archive_url":null,"date":"2022-11-23T10:35:16","name":"[3/3] x86: widen applicability and use of CheckRegSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0168ba4a-766c-7cfe-7917-53259f846da0@suse.com/mbox/"},{"id":24939,"url":"https://patchwork.plctlab.org/api/1.2/patches/24939/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:28:19","name":"asan: NULL deref in filter_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34R4z7auiQd9V9m@squeak.grove.modra.org/mbox/"},{"id":24943,"url":"https://patchwork.plctlab.org/api/1.2/patches/24943/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-23T12:29:09","name":"PR22509 - Null pointer dereference on coff_slurp_reloc_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y34SFSgfRguI0pMs@squeak.grove.modra.org/mbox/"},{"id":25150,"url":"https://patchwork.plctlab.org/api/1.2/patches/25150/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/","msgid":"<20221123194330.21185-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-23T19:43:30","name":"gas: Disable --gcodeview on PE targets with no O_secrel","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221123194330.21185-1-mark@harmstone.com/mbox/"},{"id":25255,"url":"https://patchwork.plctlab.org/api/1.2/patches/25255/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/","msgid":"<20221124002827.1915219-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-24T00:28:27","name":"[V2] sframe/doc: remove usage of xrefautomaticsectiontitle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124002827.1915219-1-indu.bhagat@oracle.com/mbox/"},{"id":25302,"url":"https://patchwork.plctlab.org/api/1.2/patches/25302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/","msgid":"<20221124034051.11711-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-24T03:40:51","name":"ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124034051.11711-1-mark@harmstone.com/mbox/"},{"id":25339,"url":"https://patchwork.plctlab.org/api/1.2/patches/25339/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:30:14","name":"PR16995, m68k coldfire emac immediate to macsr incorrect disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38dhqK5vRWbfFEO@squeak.grove.modra.org/mbox/"},{"id":25340,"url":"https://patchwork.plctlab.org/api/1.2/patches/25340/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:31:04","name":"Constify nm format array","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38duAgksZJEg8Ca@squeak.grove.modra.org/mbox/"},{"id":25341,"url":"https://patchwork.plctlab.org/api/1.2/patches/25341/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-24T07:32:39","name":"Tidy objdump printing of section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y38eF5ySbTaGA/Gm@squeak.grove.modra.org/mbox/"},{"id":25382,"url":"https://patchwork.plctlab.org/api/1.2/patches/25382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-24T08:57:24","name":"[1/3] x86: extend FPU test coverage for AT&T / Intel mnemonic differences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebd260da-8bc5-7672-f529-a6bb1d9e9c7f@suse.com/mbox/"},{"id":25384,"url":"https://patchwork.plctlab.org/api/1.2/patches/25384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/","msgid":"<0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com>","list_archive_url":null,"date":"2022-11-24T08:57:56","name":"[2/3] x86: drop FloatR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ef86245-7f0d-ef4e-957a-4086eb54ef43@suse.com/mbox/"},{"id":25385,"url":"https://patchwork.plctlab.org/api/1.2/patches/25385/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/","msgid":"<5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com>","list_archive_url":null,"date":"2022-11-24T08:58:36","name":"[3/3] x86: clean up after removal of support for gcc <= 2.8.1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5dd8b2df-62f2-a551-4b35-f3df66d57e04@suse.com/mbox/"},{"id":25492,"url":"https://patchwork.plctlab.org/api/1.2/patches/25492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/","msgid":"<9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz>","list_archive_url":null,"date":"2022-11-24T12:18:33","name":"[PUSHED] readelf: Do not require EI_OSABI for IFUNC.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9790982d-5a3d-f711-b588-184edd41a0dd@suse.cz/mbox/"},{"id":25494,"url":"https://patchwork.plctlab.org/api/1.2/patches/25494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/","msgid":"<874juopmb0.fsf@redhat.com>","list_archive_url":null,"date":"2022-11-24T12:30:11","name":"Commit: Fix compile time warnings in conftest.c files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/874juopmb0.fsf@redhat.com/mbox/"},{"id":25627,"url":"https://patchwork.plctlab.org/api/1.2/patches/25627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/","msgid":"<20221124154531.903548-1-aleksandar.rikalo@syrmia.com>","list_archive_url":null,"date":"2022-11-24T15:45:31","name":"[v4] Add support for nanoMIPS architecture","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221124154531.903548-1-aleksandar.rikalo@syrmia.com/mbox/"},{"id":25784,"url":"https://patchwork.plctlab.org/api/1.2/patches/25784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:23","name":"[v3,1/2] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/66ca80358f78d66d66bbf390fc0be8bec8183e93.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25785,"url":"https://patchwork.plctlab.org/api/1.2/patches/25785/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/","msgid":"<47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T02:17:24","name":"[v3,2/2] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/47d1751320314f02bede4f6096c09b7f6585c94d.1669342633.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25790,"url":"https://patchwork.plctlab.org/api/1.2/patches/25790/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/","msgid":"<20221125025334.26665-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:53:34","name":"[v2] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025334.26665-1-mark@harmstone.com/mbox/"},{"id":25791,"url":"https://patchwork.plctlab.org/api/1.2/patches/25791/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/","msgid":"<20221125025433.26818-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-25T02:54:33","name":"ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221125025433.26818-1-mark@harmstone.com/mbox/"},{"id":25914,"url":"https://patchwork.plctlab.org/api/1.2/patches/25914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/","msgid":"<457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com>","list_archive_url":null,"date":"2022-11-25T10:09:58","name":"Arm: .noinit and .persistent are not supported for Linux targets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/457fc649-adf7-a35d-2ae1-8a9f1a00ce0a@suse.com/mbox/"},{"id":25948,"url":"https://patchwork.plctlab.org/api/1.2/patches/25948/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:41:40","name":"[v3,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376496.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25950,"url":"https://patchwork.plctlab.org/api/1.2/patches/25950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:20","name":"[v4,1/3] RISC-V: Better support for long instructions (disassembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2c04525e48f5fc135b6dcb35ca6f1fec4e9b122b.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25951,"url":"https://patchwork.plctlab.org/api/1.2/patches/25951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-25T11:42:21","name":"[v4,2/3] RISC-V: Better support for long instructions (assembler)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d8d2cda8e4b1a82f93fd9e9daa57f705c582d06f.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":25949,"url":"https://patchwork.plctlab.org/api/1.2/patches/25949/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/","msgid":"<523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-25T11:42:22","name":"[v4,3/3] RISC-V: Better support for long instructions (tests)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/523d1243d28a817c7ab371daed61335ab1dd31bc.1669376539.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26085,"url":"https://patchwork.plctlab.org/api/1.2/patches/26085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:00:05","name":"Fix msp430 section name scribbling and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251556330.24878@wotan.suse.de/mbox/"},{"id":26086,"url":"https://patchwork.plctlab.org/api/1.2/patches/26086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:01:58","name":"Special case more simple patterns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251600280.24878@wotan.suse.de/mbox/"},{"id":26087,"url":"https://patchwork.plctlab.org/api/1.2/patches/26087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:04:51","name":"Only use wild_sort_fast","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251602070.24878@wotan.suse.de/mbox/"},{"id":26094,"url":"https://patchwork.plctlab.org/api/1.2/patches/26094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:44:54","name":"[1/8] section-select: Lazily resolve section matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251644290.24878@wotan.suse.de/mbox/"},{"id":26095,"url":"https://patchwork.plctlab.org/api/1.2/patches/26095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:46:41","name":"[2/8] section-select: Deal with sections added late","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251645000.24878@wotan.suse.de/mbox/"},{"id":26096,"url":"https://patchwork.plctlab.org/api/1.2/patches/26096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:47:17","name":"[3/8] section-select: Implement a prefix-tree","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251646510.24878@wotan.suse.de/mbox/"},{"id":26097,"url":"https://patchwork.plctlab.org/api/1.2/patches/26097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:12","name":"[4/8] section-select: Completely rebuild matches","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251647220.24878@wotan.suse.de/mbox/"},{"id":26098,"url":"https://patchwork.plctlab.org/api/1.2/patches/26098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:36","name":"[5/8] section-select: Remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655221.24878@wotan.suse.de/mbox/"},{"id":26099,"url":"https://patchwork.plctlab.org/api/1.2/patches/26099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:55:57","name":"[6/8] section-select: Cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251655420.24878@wotan.suse.de/mbox/"},{"id":26100,"url":"https://patchwork.plctlab.org/api/1.2/patches/26100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:57:38","name":"[7/8] section-select: Remove bfd_max_section_id again","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251656020.24878@wotan.suse.de/mbox/"},{"id":26101,"url":"https://patchwork.plctlab.org/api/1.2/patches/26101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-11-25T16:58:03","name":"[8/8] section-select: Fix exclude-file-3","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2211251657410.24878@wotan.suse.de/mbox/"},{"id":26180,"url":"https://patchwork.plctlab.org/api/1.2/patches/26180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-26T03:13:51","name":"RISC-V: Allow merging '\''H'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c55d94343b1e04c73baf4db9d8b22111528f1b40.1669432329.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26307,"url":"https://patchwork.plctlab.org/api/1.2/patches/26307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/","msgid":"<20221127023840.32080-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:39","name":"ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-1-mark@harmstone.com/mbox/"},{"id":26308,"url":"https://patchwork.plctlab.org/api/1.2/patches/26308/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/","msgid":"<20221127023840.32080-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-27T02:38:40","name":"ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127023840.32080-2-mark@harmstone.com/mbox/"},{"id":26350,"url":"https://patchwork.plctlab.org/api/1.2/patches/26350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/","msgid":"<20221127125325.263577-1-brobecker@adacore.com>","list_archive_url":null,"date":"2022-11-27T12:53:25","name":"[RFA] src-release.sh: Fix gdb source tarball build failure due to libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221127125325.263577-1-brobecker@adacore.com/mbox/"},{"id":26493,"url":"https://patchwork.plctlab.org/api/1.2/patches/26493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:36","name":"[v2,01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5965a4d1d20a33accd4a9872f87da9e0fd6c1747.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26494,"url":"https://patchwork.plctlab.org/api/1.2/patches/26494/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:37","name":"[v2,02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/761a39a87ef882c6d99d135988d251d18c2bf096.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26495,"url":"https://patchwork.plctlab.org/api/1.2/patches/26495/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:38","name":"[v2,03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52af18da452a844c5fddf64b9b8e7b53f208111.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26497,"url":"https://patchwork.plctlab.org/api/1.2/patches/26497/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:39","name":"[v2,04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/395973f56b805a000b0e2929c6b2ba6cd8fd140b.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26496,"url":"https://patchwork.plctlab.org/api/1.2/patches/26496/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:40","name":"[v2,05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/72c8e56861fccff6720a9b6ccefcecfd80e1adba.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26499,"url":"https://patchwork.plctlab.org/api/1.2/patches/26499/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:41","name":"[v2,06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/072cb269b90f85fdfd880a6513080a18ddde015d.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26503,"url":"https://patchwork.plctlab.org/api/1.2/patches/26503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:42","name":"[v2,07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f4167371bc52f2c4c7fc6f1a0fc3775e8e8de95.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26498,"url":"https://patchwork.plctlab.org/api/1.2/patches/26498/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:43","name":"[v2,08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c30cdce491780153a7fe89b79ac4b5f1a03f6e5c.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26506,"url":"https://patchwork.plctlab.org/api/1.2/patches/26506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:43:44","name":"[v2,09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a30d861f289af8dfaf7c80ff275980699aa78482.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26508,"url":"https://patchwork.plctlab.org/api/1.2/patches/26508/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:45","name":"[v2,10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0e328130d90af42f30e3632fadd6c48e422b7b82.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26500,"url":"https://patchwork.plctlab.org/api/1.2/patches/26500/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/","msgid":"<75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:43:46","name":"[v2,11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/75d9e5b0cfebcce34c855e4c98a956de4d7d7753.1669610611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26504,"url":"https://patchwork.plctlab.org/api/1.2/patches/26504/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:46:20","name":"[v2,1/3] RISC-V: Use faster hash table on disassembling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a3f9238a36255d5bd251cc73cee6a47eea6b9b49.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26507,"url":"https://patchwork.plctlab.org/api/1.2/patches/26507/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:21","name":"[v2,2/3] RISC-V: Fallback on faster hash table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0cd0bbfa70f83db276facb842b9a7bca1aaa77a6.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26501,"url":"https://patchwork.plctlab.org/api/1.2/patches/26501/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/","msgid":"<5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:46:22","name":"[v2,3/3] RISC-V: Cache instruction support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5b561967091a59d0052bd717d1b9f3e31ef841cc.1669610780.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26505,"url":"https://patchwork.plctlab.org/api/1.2/patches/26505/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:21","name":"[v2,1/3] RISC-V: Easy optimization on riscv_search_mapping_symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c49e114f7ae383c0e1da452391f19ecf45a3896e.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26509,"url":"https://patchwork.plctlab.org/api/1.2/patches/26509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"<4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T04:47:22","name":"[v2,2/3] RISC-V: Per-section private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4b8fcca24b8897f382b6e32fd29337f0b6972e2f.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26510,"url":"https://patchwork.plctlab.org/api/1.2/patches/26510/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T04:47:23","name":"[v2,3/3] RISC-V: Optimized search on mapping symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1cbc305ba19880fa0631ebe691b5c0984cbf111.1669610841.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26531,"url":"https://patchwork.plctlab.org/api/1.2/patches/26531/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/","msgid":"<20221128063532.1153605-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-11-28T06:35:32","name":"RISC-V: Add support for RISCV64 EFI(efi-*-riscv64)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221128063532.1153605-1-jiawei@iscas.ac.cn/mbox/"},{"id":26532,"url":"https://patchwork.plctlab.org/api/1.2/patches/26532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T06:39:32","name":"[1/3] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d1c4d243e6e33c6d0c681a7de3a8fb8be548c99d.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26533,"url":"https://patchwork.plctlab.org/api/1.2/patches/26533/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:33","name":"[2/3] RISC-V: Reorganize invalid rounding mode test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1a60e4b17f89e7aa94a6a41674f885398e5afd85.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26534,"url":"https://patchwork.plctlab.org/api/1.2/patches/26534/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/","msgid":"<354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-28T06:39:34","name":"[3/3] RISC-V: Rounding mode on widening instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/354029278ac02efee0bf1f1dbc3514647f057424.1669617534.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26600,"url":"https://patchwork.plctlab.org/api/1.2/patches/26600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:45:10","name":"asan: pef: buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDJrb7d7HMtR7H@squeak.grove.modra.org/mbox/"},{"id":26601,"url":"https://patchwork.plctlab.org/api/1.2/patches/26601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-28T09:47:49","name":"PR10368, ISO 8859 mentioned as 7bit encoding in strings documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4SDxVt7uN6m6oKA@squeak.grove.modra.org/mbox/"},{"id":26634,"url":"https://patchwork.plctlab.org/api/1.2/patches/26634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:30:46","name":"[v3,1/6] x86: instantiate i386_{op, reg}tab[] in gas instead of in libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/da678d9e-b1eb-e599-ec0b-2a991d65e61c@suse.com/mbox/"},{"id":26636,"url":"https://patchwork.plctlab.org/api/1.2/patches/26636/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/","msgid":"<851ace49-624f-c3bc-805f-59feeaf8a711@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:20","name":"[v3,2/6] x86: remove i386-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/851ace49-624f-c3bc-805f-59feeaf8a711@suse.com/mbox/"},{"id":26638,"url":"https://patchwork.plctlab.org/api/1.2/patches/26638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/","msgid":"<2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com>","list_archive_url":null,"date":"2022-11-28T11:31:44","name":"[v3,3/6] x86: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2bf96982-d3d6-026a-ca1c-16b932d9630a@suse.com/mbox/"},{"id":26640,"url":"https://patchwork.plctlab.org/api/1.2/patches/26640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T11:32:07","name":"[v3,4/6] x86: add generated tables dependency check to gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8f5780b-072e-b184-f153-3c2af7ea577e@suse.com/mbox/"},{"id":26643,"url":"https://patchwork.plctlab.org/api/1.2/patches/26643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/","msgid":"<414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com>","list_archive_url":null,"date":"2022-11-28T11:32:40","name":"[v3,5/6] x86: drop sentinel from i386_optab[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/414cbe39-9398-ddab-97f2-93d6c0bf9852@suse.com/mbox/"},{"id":26644,"url":"https://patchwork.plctlab.org/api/1.2/patches/26644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/","msgid":"<0387160b-8925-7515-e287-e1f240f93523@suse.com>","list_archive_url":null,"date":"2022-11-28T11:33:37","name":"[v3,6/6] x86: generate template sets data at build time","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0387160b-8925-7515-e287-e1f240f93523@suse.com/mbox/"},{"id":26794,"url":"https://patchwork.plctlab.org/api/1.2/patches/26794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/","msgid":"<67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com>","list_archive_url":null,"date":"2022-11-28T14:13:12","name":"[1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67cc7870-f49c-08ed-afb3-e83f4378095a@arm.com/mbox/"},{"id":26795,"url":"https://patchwork.plctlab.org/api/1.2/patches/26795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T14:13:27","name":"[2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b40e6dc8-9ff8-000c-f639-ee516c4ccab7@arm.com/mbox/"},{"id":26799,"url":"https://patchwork.plctlab.org/api/1.2/patches/26799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/","msgid":"<661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com>","list_archive_url":null,"date":"2022-11-28T14:24:31","name":"x86/Intel: adjustment to restricted suffix derivation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/661d0e07-cc75-0fba-941b-88160dbcbb13@suse.com/mbox/"},{"id":26977,"url":"https://patchwork.plctlab.org/api/1.2/patches/26977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-28T23:49:42","name":"[v2] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOpbKEZ=wSgTbDLEXgzj2sbAHp1uU0WSGy0qTPL1fakM0g@mail.gmail.com/mbox/"},{"id":26982,"url":"https://patchwork.plctlab.org/api/1.2/patches/26982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/","msgid":"<20221129001015.21775-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:13","name":"ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-1-mark@harmstone.com/mbox/"},{"id":26981,"url":"https://patchwork.plctlab.org/api/1.2/patches/26981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/","msgid":"<20221129001015.21775-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:14","name":"ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-2-mark@harmstone.com/mbox/"},{"id":26983,"url":"https://patchwork.plctlab.org/api/1.2/patches/26983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/","msgid":"<20221129001015.21775-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-29T00:10:15","name":"ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129001015.21775-3-mark@harmstone.com/mbox/"},{"id":26994,"url":"https://patchwork.plctlab.org/api/1.2/patches/26994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:16:56","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/daddde128db2f014de16a7cf8a229aed53074b02.1669684562.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26995,"url":"https://patchwork.plctlab.org/api/1.2/patches/26995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/","msgid":"<29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:18:15","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Svadu'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/29f89ef04335561879d14d9cdb8e1e9a550bc811.1669684692.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26996,"url":"https://patchwork.plctlab.org/api/1.2/patches/26996/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:19:53","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smclic'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d32f305c187892c2a97fef6eebca220c90eac3b7.1669684774.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26997,"url":"https://patchwork.plctlab.org/api/1.2/patches/26997/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"<54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:20:57","name":"[REVIEW,ONLY,1/2] UNRATIFIED RISC-V: Add '\''Sspmp'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/54d777ce6e71c02b8b0f9426367e98d0f927ce40.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":26998,"url":"https://patchwork.plctlab.org/api/1.2/patches/26998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:20:58","name":"[REVIEW,ONLY,2/2] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee7c7490f10af1e9cc9c9475814e4d8a9b1a9304.1669684854.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27004,"url":"https://patchwork.plctlab.org/api/1.2/patches/27004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/","msgid":"<03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:21:51","name":"[REVIEW,ONLY,1/1] UNRATIFIED RISC-V: Add '\''Smrnmi'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03cbfeb6934c7bf653cbdfbafcc6ee5ce3cb519c.1669684907.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27013,"url":"https://patchwork.plctlab.org/api/1.2/patches/27013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:57","name":"[REVIEW,ONLY,1/3] RISC-V: Add \"XUN@S\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0187562c00ee6c8ba82439bd61e46a1899b9f916.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27017,"url":"https://patchwork.plctlab.org/api/1.2/patches/27017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T01:23:58","name":"[REVIEW,ONLY,2/3] UNRATIFIED RISC-V: Add '\''Zisslpcfi'\'' extension and its TENTATIVE CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cae340b249629f0b05b527ae8aec3023b159b487.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27018,"url":"https://patchwork.plctlab.org/api/1.2/patches/27018/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/","msgid":"<73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-29T01:23:59","name":"[REVIEW,ONLY,3/3] TEST: Add instantiation script on CSR allocation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/73828cb4ccf8c03275b6af7e42872d661dea267f.1669684988.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27030,"url":"https://patchwork.plctlab.org/api/1.2/patches/27030/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T02:06:57","name":"[REVIEW,ONLY,v2,1/1] UNRATIFIED RISC-V: Add '\''ZiCondOps'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6ee991833120682dc021b0269f5535c9ac3a806.1669687611.git.research_trasio@irq.a4lg.com/mbox/"},{"id":27035,"url":"https://patchwork.plctlab.org/api/1.2/patches/27035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/","msgid":"<20221129022520.2218851-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2022-11-29T02:25:20","name":"[COMMITTED] xtensa: allow dynamic configuration","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221129022520.2218851-1-jcmvbkbc@gmail.com/mbox/"},{"id":27161,"url":"https://patchwork.plctlab.org/api/1.2/patches/27161/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/","msgid":"<01b77f18-8af3-4128-3645-2f1e05690197@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:21","name":"[1/5] gas: avoid inserting extra newline in buffer_and_nest()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/01b77f18-8af3-4128-3645-2f1e05690197@suse.com/mbox/"},{"id":27163,"url":"https://patchwork.plctlab.org/api/1.2/patches/27163/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/","msgid":"<2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com>","list_archive_url":null,"date":"2022-11-29T10:36:59","name":"[2/5] gas: squash (some) .linefile from listings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2ae84a68-29f3-d94d-1a12-c3d0c81f81a3@suse.com/mbox/"},{"id":27164,"url":"https://patchwork.plctlab.org/api/1.2/patches/27164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/","msgid":"<8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com>","list_archive_url":null,"date":"2022-11-29T10:37:42","name":"[3/5] gas: add Dwarf line number test for .macro expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b41d62d-8345-a2bd-ce90-27d79aefe2eb@suse.com/mbox/"},{"id":27165,"url":"https://patchwork.plctlab.org/api/1.2/patches/27165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-29T10:38:52","name":"[4/5] Arm: avoid unhelpful use of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca933e73-103d-0e9c-84b7-f0a1650dfa2f@suse.com/mbox/"},{"id":27167,"url":"https://patchwork.plctlab.org/api/1.2/patches/27167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/","msgid":"<1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com>","list_archive_url":null,"date":"2022-11-29T10:44:51","name":"[5/5] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c75f3b4-14ac-fa39-fac8-2c98b4c4dbab@suse.com/mbox/"},{"id":27626,"url":"https://patchwork.plctlab.org/api/1.2/patches/27626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:09:51","name":"regen SRC-POTFILES.in","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cPz0nw9PS+slTj@squeak.grove.modra.org/mbox/"},{"id":27629,"url":"https://patchwork.plctlab.org/api/1.2/patches/27629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:10:42","name":"Correct ordering problem in comm-data.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4cQAk+8VjJUNcAS@squeak.grove.modra.org/mbox/"},{"id":27689,"url":"https://patchwork.plctlab.org/api/1.2/patches/27689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/","msgid":"<3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com>","list_archive_url":null,"date":"2022-11-30T08:54:43","name":"[1/4] x86/Intel: restrict use of LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d8c5353-723d-31ec-8efa-ee4fc994eaec@suse.com/mbox/"},{"id":27690,"url":"https://patchwork.plctlab.org/api/1.2/patches/27690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/","msgid":"<934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com>","list_archive_url":null,"date":"2022-11-30T08:55:11","name":"[2/4] x86/Intel: drop LONG_DOUBLE_MNEM_SUFFIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/934cece1-77ed-b4ee-a61d-451d71680a9e@suse.com/mbox/"},{"id":27691,"url":"https://patchwork.plctlab.org/api/1.2/patches/27691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-30T08:55:43","name":"[3/4] x86: drop No_ldSuf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0d0c80a-1b30-6e13-ceff-d3a1061db2ea@suse.com/mbox/"},{"id":27692,"url":"https://patchwork.plctlab.org/api/1.2/patches/27692/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/","msgid":"<787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com>","list_archive_url":null,"date":"2022-11-30T08:56:52","name":"[4/4] x86: rework of match_template()'\''s suffix checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/787c0eff-5b73-ed04-6e06-e3f49d5a3ce1@suse.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"},{"id":12,"url":"https://patchwork.plctlab.org/api/1.2/bundles/12/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-12","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":28023,"url":"https://patchwork.plctlab.org/api/1.2/patches/28023/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/","msgid":"<20221130214802.32340-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-30T21:48:02","name":"opcodes: Remove i386-init.h and i386-tbl.h from HFILES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221130214802.32340-1-hjl.tools@gmail.com/mbox/"},{"id":28172,"url":"https://patchwork.plctlab.org/api/1.2/patches/28172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T03:20:31","name":"[REVIEW,ONLY,v3,1/1] UNRATIFIED RISC-V: Add '\''ZiCond'\'' extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f6ef4412c1f0d5a7b0292f443ea5aee31c25056d.1669864784.git.research_trasio@irq.a4lg.com/mbox/"},{"id":28257,"url":"https://patchwork.plctlab.org/api/1.2/patches/28257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/","msgid":"<673753a0-ab7b-6c44-844e-3addfcf01693@suse.com>","list_archive_url":null,"date":"2022-12-01T09:09:26","name":"x86: also use D for XCHG and TEST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/673753a0-ab7b-6c44-844e-3addfcf01693@suse.com/mbox/"},{"id":28258,"url":"https://patchwork.plctlab.org/api/1.2/patches/28258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/","msgid":"<35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com>","list_archive_url":null,"date":"2022-12-01T09:11:50","name":"x86: simplify and slightly correct XCHG vs NOP checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/35539292-53a8-292d-2f5d-f65ad02a36bb@suse.com/mbox/"},{"id":28260,"url":"https://patchwork.plctlab.org/api/1.2/patches/28260/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T09:20:24","name":"x86: drop most OPERAND_TYPE_* (and rework the rest)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b56e7b03-c15b-a932-bd6b-e026d9ae8675@suse.com/mbox/"},{"id":28274,"url":"https://patchwork.plctlab.org/api/1.2/patches/28274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/","msgid":"<20221201094409.1982624-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-12-01T09:44:09","name":"binutils: improve holes detection in .debug_loclists.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201094409.1982624-1-chigot@adacore.com/mbox/"},{"id":28448,"url":"https://patchwork.plctlab.org/api/1.2/patches/28448/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/","msgid":"<20221201162038.421271-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-01T16:20:38","name":"opcodes: Make i386-init.h depend on i386-tbl.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221201162038.421271-1-hjl.tools@gmail.com/mbox/"},{"id":28503,"url":"https://patchwork.plctlab.org/api/1.2/patches/28503/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/","msgid":"","list_archive_url":null,"date":"2022-12-01T18:26:51","name":"[v3] x86: Remove libopcodes dependency","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4jx62oUPn2PB3tC@gmail.com/mbox/"},{"id":28837,"url":"https://patchwork.plctlab.org/api/1.2/patches/28837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/","msgid":"<87mt8615k1.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-02T10:08:30","name":"Adding Jan Beulich as an x86_64 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87mt8615k1.fsf@redhat.com/mbox/"},{"id":28852,"url":"https://patchwork.plctlab.org/api/1.2/patches/28852/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/","msgid":"<8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:00","name":"[v7,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8bfb1c56-8207-fe92-87ae-1b7ef26b3544@suse.com/mbox/"},{"id":28855,"url":"https://patchwork.plctlab.org/api/1.2/patches/28855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/","msgid":"<6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com>","list_archive_url":null,"date":"2022-12-02T10:18:54","name":"[v7,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6043f9b3-1ea1-ea4a-59ae-dcccf129c241@suse.com/mbox/"},{"id":28856,"url":"https://patchwork.plctlab.org/api/1.2/patches/28856/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:19:32","name":"[v7,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f7f77244-9782-0bc1-365c-e73d72045f36@suse.com/mbox/"},{"id":28857,"url":"https://patchwork.plctlab.org/api/1.2/patches/28857/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/","msgid":"<77fa4300-e192-5b9d-d699-37255054d391@suse.com>","list_archive_url":null,"date":"2022-12-02T10:20:06","name":"[v7,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/77fa4300-e192-5b9d-d699-37255054d391@suse.com/mbox/"},{"id":28860,"url":"https://patchwork.plctlab.org/api/1.2/patches/28860/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:20:34","name":"[v7,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4c2d623-517c-f5e8-90d9-01e933a68a00@suse.com/mbox/"},{"id":28859,"url":"https://patchwork.plctlab.org/api/1.2/patches/28859/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-02T10:21:02","name":"[v7,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac7e5911-4c5e-27c3-b0e5-cd3dcfa67155@suse.com/mbox/"},{"id":28861,"url":"https://patchwork.plctlab.org/api/1.2/patches/28861/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/","msgid":"<46702842-5bc7-113e-bab8-d67304f0f337@suse.com>","list_archive_url":null,"date":"2022-12-02T10:21:46","name":"[v7,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46702842-5bc7-113e-bab8-d67304f0f337@suse.com/mbox/"},{"id":29215,"url":"https://patchwork.plctlab.org/api/1.2/patches/29215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/","msgid":"<20221203041307.34407-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T04:13:07","name":"x86: Allow 16-bit register source for LAR and LSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203041307.34407-1-hjl.tools@gmail.com/mbox/"},{"id":29241,"url":"https://patchwork.plctlab.org/api/1.2/patches/29241/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/","msgid":"<20221203073435.1451856-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-03T07:34:35","name":"LoongArch: Fix dynamic reloc not generated bug in some cases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203073435.1451856-1-mengqinggang@loongson.cn/mbox/"},{"id":29297,"url":"https://patchwork.plctlab.org/api/1.2/patches/29297/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/","msgid":"<20221203174330.682680-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T17:43:30","name":"ld: Add .note.GNU-stack to ld-plugin/dummy.s","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203174330.682680-1-hjl.tools@gmail.com/mbox/"},{"id":29299,"url":"https://patchwork.plctlab.org/api/1.2/patches/29299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/","msgid":"<20221203184408.866763-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-03T18:44:08","name":"Revert \"ld: Add .note.GNU-stack to ld-plugin/dummy.s\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221203184408.866763-1-hjl.tools@gmail.com/mbox/"},{"id":29461,"url":"https://patchwork.plctlab.org/api/1.2/patches/29461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:26","name":"Renaming .debug to .zdebug and vice versa","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WXnjN0f0LjrIt@squeak.grove.modra.org/mbox/"},{"id":29462,"url":"https://patchwork.plctlab.org/api/1.2/patches/29462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:51:56","name":"COFF compressed debug support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WfJl0V9ifv+fN@squeak.grove.modra.org/mbox/"},{"id":29463,"url":"https://patchwork.plctlab.org/api/1.2/patches/29463/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-04T21:52:46","name":"PR29846, segmentation fault in objdump.c compare_symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y40WrrfotDOwKqZb@squeak.grove.modra.org/mbox/"},{"id":29492,"url":"https://patchwork.plctlab.org/api/1.2/patches/29492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/","msgid":"<20221205015347.25781-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:45","name":"ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-1-mark@harmstone.com/mbox/"},{"id":29491,"url":"https://patchwork.plctlab.org/api/1.2/patches/29491/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/","msgid":"<20221205015347.25781-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:46","name":"ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-2-mark@harmstone.com/mbox/"},{"id":29490,"url":"https://patchwork.plctlab.org/api/1.2/patches/29490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/","msgid":"<20221205015347.25781-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-05T01:53:47","name":"ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205015347.25781-3-mark@harmstone.com/mbox/"},{"id":29502,"url":"https://patchwork.plctlab.org/api/1.2/patches/29502/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/","msgid":"<20221205025311.73743-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-12-05T02:53:11","name":"x86: Remove unnecessary vex.w check for xh_mode in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205025311.73743-1-haochen.jiang@intel.com/mbox/"},{"id":29578,"url":"https://patchwork.plctlab.org/api/1.2/patches/29578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:48","name":"[v1,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-2-mengqinggang@loongson.cn/mbox/"},{"id":29585,"url":"https://patchwork.plctlab.org/api/1.2/patches/29585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:49","name":"[v1,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-3-mengqinggang@loongson.cn/mbox/"},{"id":29577,"url":"https://patchwork.plctlab.org/api/1.2/patches/29577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:50","name":"[v1,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-4-mengqinggang@loongson.cn/mbox/"},{"id":29580,"url":"https://patchwork.plctlab.org/api/1.2/patches/29580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:51","name":"[v1,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-5-mengqinggang@loongson.cn/mbox/"},{"id":29581,"url":"https://patchwork.plctlab.org/api/1.2/patches/29581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:52","name":"[v1,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-6-mengqinggang@loongson.cn/mbox/"},{"id":29587,"url":"https://patchwork.plctlab.org/api/1.2/patches/29587/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/","msgid":"<20221205080453.1352069-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-05T08:04:53","name":"[v1,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221205080453.1352069-7-mengqinggang@loongson.cn/mbox/"},{"id":29662,"url":"https://patchwork.plctlab.org/api/1.2/patches/29662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/","msgid":"<76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz>","list_archive_url":null,"date":"2022-12-05T12:10:10","name":"testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76253e84-a7c3-5d09-c6a7-422573ca2d37@suse.cz/mbox/"},{"id":29689,"url":"https://patchwork.plctlab.org/api/1.2/patches/29689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-05T13:48:16","name":"[V2] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e41a37eb-20ae-b5ef-9ab3-6e38682bfbd3@suse.cz/mbox/"},{"id":29700,"url":"https://patchwork.plctlab.org/api/1.2/patches/29700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/","msgid":"<2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz>","list_archive_url":null,"date":"2022-12-05T14:41:04","name":"[V3] testsuite: support mold linker","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2eb01f7a-2430-b0bc-9c58-d15d06ca6bf9@suse.cz/mbox/"},{"id":30027,"url":"https://patchwork.plctlab.org/api/1.2/patches/30027/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T00:00:04","name":"PR29855, ch_type in bfd_init_section_decompress_status can be uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y46GBCcdb5NKqOgS@squeak.grove.modra.org/mbox/"},{"id":30082,"url":"https://patchwork.plctlab.org/api/1.2/patches/30082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:06","name":"Compression header enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NCokv10HcVEpf@squeak.grove.modra.org/mbox/"},{"id":30083,"url":"https://patchwork.plctlab.org/api/1.2/patches/30083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:03:56","name":"Get rid of SEC_ELF_RENAME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NPN4wWWRZyL00@squeak.grove.modra.org/mbox/"},{"id":30084,"url":"https://patchwork.plctlab.org/api/1.2/patches/30084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-06T05:04:24","name":"Get rid of SEC_ELF_COMPRESS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y47NWJ/QfmCo4NNo@squeak.grove.modra.org/mbox/"},{"id":30085,"url":"https://patchwork.plctlab.org/api/1.2/patches/30085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/","msgid":"<20221206053947.821648-1-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-12-06T05:39:47","name":"RISC-V: Correction of machine registers mapping to dwarf registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206053947.821648-1-zengxiao@eswincomputing.com/mbox/"},{"id":30511,"url":"https://patchwork.plctlab.org/api/1.2/patches/30511/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/","msgid":"<20221206211044.766653-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:10:44","name":"x86-64: Remove BND from 64-bit IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206211044.766653-1-hjl.tools@gmail.com/mbox/"},{"id":30519,"url":"https://patchwork.plctlab.org/api/1.2/patches/30519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/","msgid":"<20221206214444.799449-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-06T21:44:44","name":"gold: Remove BND from 64-bit x86-64 IBT PLT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221206214444.799449-1-hjl.tools@gmail.com/mbox/"},{"id":30606,"url":"https://patchwork.plctlab.org/api/1.2/patches/30606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T02:44:51","name":"Compression tidy and fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y4/+I/FAq0yyNLGs@squeak.grove.modra.org/mbox/"},{"id":30613,"url":"https://patchwork.plctlab.org/api/1.2/patches/30613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:48:20","name":"bfd_compress_section_contents access to elf_section_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ANBOjjh0d9TEW4@squeak.grove.modra.org/mbox/"},{"id":30615,"url":"https://patchwork.plctlab.org/api/1.2/patches/30615/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T03:52:54","name":"_bfd_elf_slurp_secondary_reloc_section sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5AOFp9g+oujWvPw@squeak.grove.modra.org/mbox/"},{"id":30641,"url":"https://patchwork.plctlab.org/api/1.2/patches/30641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:56:25","name":"gas compress_debug tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArCeLOXPteRDFk@squeak.grove.modra.org/mbox/"},{"id":30643,"url":"https://patchwork.plctlab.org/api/1.2/patches/30643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-07T05:57:24","name":"coff make_a_section_from_file tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5ArREIxkCA2Eoqb@squeak.grove.modra.org/mbox/"},{"id":30845,"url":"https://patchwork.plctlab.org/api/1.2/patches/30845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:51","name":"[v2,1/5] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-2-i.swmail@xen0n.name/mbox/"},{"id":30847,"url":"https://patchwork.plctlab.org/api/1.2/patches/30847/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:52","name":"[v2,2/5] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-3-i.swmail@xen0n.name/mbox/"},{"id":30848,"url":"https://patchwork.plctlab.org/api/1.2/patches/30848/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:53","name":"[v2,3/5] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-4-i.swmail@xen0n.name/mbox/"},{"id":30849,"url":"https://patchwork.plctlab.org/api/1.2/patches/30849/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:54","name":"[v2,4/5] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-5-i.swmail@xen0n.name/mbox/"},{"id":30846,"url":"https://patchwork.plctlab.org/api/1.2/patches/30846/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/","msgid":"<20221207133155.3052074-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-07T13:31:55","name":"[v2,5/5] opcodes/loongarch: print unrecognized instruction words with .insn prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207133155.3052074-6-i.swmail@xen0n.name/mbox/"},{"id":30875,"url":"https://patchwork.plctlab.org/api/1.2/patches/30875/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/","msgid":"<20221207141137.1527113-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2022-12-07T14:11:37","name":"[1/1] libctf: Fix double free in ctf_link_add_cu_mapping.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207141137.1527113-1-felix.willgerodt@intel.com/mbox/"},{"id":30967,"url":"https://patchwork.plctlab.org/api/1.2/patches/30967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/","msgid":"<9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com>","list_archive_url":null,"date":"2022-12-07T17:59:19","name":"[COMMITTED] PowerPC: Add support for RFC02656 - Enhanced Load Store, with Length Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9e57c8dc-481b-82d3-7bba-8e7bd9426a1f@linux.ibm.com/mbox/"},{"id":30973,"url":"https://patchwork.plctlab.org/api/1.2/patches/30973/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-12-07T18:08:00","name":"[COMMITTED] PowerPC: Add support for RFC02655 - Saturating Subtract Instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a1b16cc6-6e73-7d5f-ff38-564b0978243b@linux.ibm.com/mbox/"},{"id":31010,"url":"https://patchwork.plctlab.org/api/1.2/patches/31010/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:17","name":"[1/6] libsframe: minor formatting nits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-2-indu.bhagat@oracle.com/mbox/"},{"id":31011,"url":"https://patchwork.plctlab.org/api/1.2/patches/31011/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:18","name":"[2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-3-indu.bhagat@oracle.com/mbox/"},{"id":31013,"url":"https://patchwork.plctlab.org/api/1.2/patches/31013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:19","name":"[3/6] sframe: gas: libsframe: define constants and remove magic numbers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-4-indu.bhagat@oracle.com/mbox/"},{"id":31012,"url":"https://patchwork.plctlab.org/api/1.2/patches/31012/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:20","name":"[4/6] gas: sframe: fine tune the fragment fixup for SFrame func info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-5-indu.bhagat@oracle.com/mbox/"},{"id":31014,"url":"https://patchwork.plctlab.org/api/1.2/patches/31014/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:21","name":"[5/6] libsframe: rename API sframe_fde_func_info to sframe_fde_create_func_info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-6-indu.bhagat@oracle.com/mbox/"},{"id":31015,"url":"https://patchwork.plctlab.org/api/1.2/patches/31015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/","msgid":"<20221207195222.1182788-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-07T19:52:22","name":"[6/6] objdump: sframe: fix memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221207195222.1182788-7-indu.bhagat@oracle.com/mbox/"},{"id":31198,"url":"https://patchwork.plctlab.org/api/1.2/patches/31198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-12-08T08:21:54","name":"ld, gold: remove support for -z bndplt (MPX prefix)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/aa0c1392-c3e1-53c4-45ce-4cee9af3b243@suse.cz/mbox/"},{"id":31490,"url":"https://patchwork.plctlab.org/api/1.2/patches/31490/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/","msgid":"<20221208202649.2852852-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-08T20:26:49","name":"[V2,2/6] sframe.h: make some macros more precise","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221208202649.2852852-1-indu.bhagat@oracle.com/mbox/"},{"id":31571,"url":"https://patchwork.plctlab.org/api/1.2/patches/31571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/","msgid":"<20221209015240.6348-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:31","name":"[01/10] ld: Generate PDB string table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-1-mark@harmstone.com/mbox/"},{"id":31572,"url":"https://patchwork.plctlab.org/api/1.2/patches/31572/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/","msgid":"<20221209015240.6348-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:32","name":"[02/10] ld: Write DEBUG_S_FILECHKSMS entries in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-2-mark@harmstone.com/mbox/"},{"id":31570,"url":"https://patchwork.plctlab.org/api/1.2/patches/31570/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/","msgid":"<20221209015240.6348-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:33","name":"[03/10] ld: Fix segfault in populate_publics_stream","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-3-mark@harmstone.com/mbox/"},{"id":31573,"url":"https://patchwork.plctlab.org/api/1.2/patches/31573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/","msgid":"<20221209015240.6348-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:34","name":"[04/10] ld: Write DEBUG_S_LINES entries in PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-4-mark@harmstone.com/mbox/"},{"id":31584,"url":"https://patchwork.plctlab.org/api/1.2/patches/31584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/","msgid":"<20221209015240.6348-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:35","name":"[05/10] ld: Write types into TPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-5-mark@harmstone.com/mbox/"},{"id":31580,"url":"https://patchwork.plctlab.org/api/1.2/patches/31580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/","msgid":"<20221209015240.6348-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:36","name":"[06/10] ld: Write types into IPI stream of PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-6-mark@harmstone.com/mbox/"},{"id":31579,"url":"https://patchwork.plctlab.org/api/1.2/patches/31579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/","msgid":"<20221209015240.6348-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:37","name":"[07/10] ld: Parse LF_UDT_SRC_LINE records when creating PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-7-mark@harmstone.com/mbox/"},{"id":31591,"url":"https://patchwork.plctlab.org/api/1.2/patches/31591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/","msgid":"<20221209015240.6348-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:38","name":"[08/10] ld: Write globals stream in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-8-mark@harmstone.com/mbox/"},{"id":31582,"url":"https://patchwork.plctlab.org/api/1.2/patches/31582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/","msgid":"<20221209015240.6348-9-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:39","name":"[09/10] ld: Copy other symbols into PDB file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-9-mark@harmstone.com/mbox/"},{"id":31592,"url":"https://patchwork.plctlab.org/api/1.2/patches/31592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/","msgid":"<20221209015240.6348-10-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-09T01:52:40","name":"[10/10] ld: Write linker symbols in PDB","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209015240.6348-10-mark@harmstone.com/mbox/"},{"id":31705,"url":"https://patchwork.plctlab.org/api/1.2/patches/31705/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/","msgid":"<20221209095719.193008-1-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-09T09:57:19","name":"LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209095719.193008-1-i.swmail@xen0n.name/mbox/"},{"id":31717,"url":"https://patchwork.plctlab.org/api/1.2/patches/31717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-09T10:49:20","name":"[v2,1/2] Arm: avoid unhelpful uses of .macro in testsuite","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b291b099-c0f2-e206-4296-1fcf040c32b1@suse.com/mbox/"},{"id":31720,"url":"https://patchwork.plctlab.org/api/1.2/patches/31720/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/","msgid":"<8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com>","list_archive_url":null,"date":"2022-12-09T10:52:06","name":"[v2,2/2] gas: re-work line number tracking for macros and their expansions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8eff1de6-871d-24cc-8804-9af7da0a86cf@suse.com/mbox/"},{"id":31724,"url":"https://patchwork.plctlab.org/api/1.2/patches/31724/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-09T11:08:04","name":"PR28306, segfault in _bfd_mips_elf_reloc_unshuffle","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5MXFFPorfWbzTDZ@squeak.grove.modra.org/mbox/"},{"id":31924,"url":"https://patchwork.plctlab.org/api/1.2/patches/31924/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:17","name":"[1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-2-indu.bhagat@oracle.com/mbox/"},{"id":31925,"url":"https://patchwork.plctlab.org/api/1.2/patches/31925/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/","msgid":"<20221209202118.4106688-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-09T20:21:18","name":"[2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221209202118.4106688-3-indu.bhagat@oracle.com/mbox/"},{"id":32115,"url":"https://patchwork.plctlab.org/api/1.2/patches/32115/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:21","name":"[V2,1/2] libctf: remove unnecessary zlib constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-2-indu.bhagat@oracle.com/mbox/"},{"id":32114,"url":"https://patchwork.plctlab.org/api/1.2/patches/32114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/","msgid":"<20221211001022.564137-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:10:22","name":"[V2,2/2] libctf: remove AC_CONFIG_MACRO_DIR","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211001022.564137-3-indu.bhagat@oracle.com/mbox/"},{"id":32116,"url":"https://patchwork.plctlab.org/api/1.2/patches/32116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/","msgid":"<20221211002622.564875-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-11T00:26:22","name":"libctf: remove unnecessary zstd constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221211002622.564875-1-indu.bhagat@oracle.com/mbox/"},{"id":32188,"url":"https://patchwork.plctlab.org/api/1.2/patches/32188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-11T13:21:42","name":"PR29870, objdump SEGV in display_debug_lines_decoded dwarf.c:5524","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5XZZileMxvCEgnH@squeak.grove.modra.org/mbox/"},{"id":32268,"url":"https://patchwork.plctlab.org/api/1.2/patches/32268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:57:59","name":"PR29872, uninitialised value in display_debug_lines_decoded dwarf.c:5413","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btF1SICJIaR6s4@squeak.grove.modra.org/mbox/"},{"id":32269,"url":"https://patchwork.plctlab.org/api/1.2/patches/32269/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:58:30","name":"Lack of bounds checking in vms-alpha.c parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btNpE+vZlCyuFQ@squeak.grove.modra.org/mbox/"},{"id":32270,"url":"https://patchwork.plctlab.org/api/1.2/patches/32270/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T08:59:04","name":"PR29892, Field file_table of struct module is uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5btWGqMk2HBW0DG@squeak.grove.modra.org/mbox/"},{"id":32366,"url":"https://patchwork.plctlab.org/api/1.2/patches/32366/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/","msgid":"<4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com>","list_archive_url":null,"date":"2022-12-12T12:42:31","name":"x86: revert disassembler parts of \"x86: Allow 16-bit register source for LAR and LSL\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a972040-5bdf-4c00-47db-7e26e603ff47@suse.com/mbox/"},{"id":32384,"url":"https://patchwork.plctlab.org/api/1.2/patches/32384/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/","msgid":"<2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com>","list_archive_url":null,"date":"2022-12-12T13:12:43","name":"[1/2] x86: change representation of extension opcode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e6ab22e-9141-7209-5dcd-f10f2e20b0f0@suse.com/mbox/"},{"id":32387,"url":"https://patchwork.plctlab.org/api/1.2/patches/32387/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/","msgid":"<90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com>","list_archive_url":null,"date":"2022-12-12T13:14:13","name":"[2/2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/90f8b494-64b2-fd9a-6b19-ded5f185ddd1@suse.com/mbox/"},{"id":32407,"url":"https://patchwork.plctlab.org/api/1.2/patches/32407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-12T14:09:43","name":"PR29893, buffer overflow in display_debug_addr","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5c2J0s2fgqvL61d@squeak.grove.modra.org/mbox/"},{"id":32596,"url":"https://patchwork.plctlab.org/api/1.2/patches/32596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-13T02:31:26","name":"asan: mips_hi16_list segfault in bfd_get_section_limit_octets","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5fj/uw/pAKASueh@squeak.grove.modra.org/mbox/"},{"id":32623,"url":"https://patchwork.plctlab.org/api/1.2/patches/32623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/","msgid":"<20221213043428.33155-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-13T04:34:28","name":"RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213043428.33155-1-xuli1@eswincomputing.com/mbox/"},{"id":32656,"url":"https://patchwork.plctlab.org/api/1.2/patches/32656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:46","name":"[v2,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-2-mengqinggang@loongson.cn/mbox/"},{"id":32660,"url":"https://patchwork.plctlab.org/api/1.2/patches/32660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:47","name":"[v2,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-3-mengqinggang@loongson.cn/mbox/"},{"id":32657,"url":"https://patchwork.plctlab.org/api/1.2/patches/32657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:48","name":"[v2,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-4-mengqinggang@loongson.cn/mbox/"},{"id":32661,"url":"https://patchwork.plctlab.org/api/1.2/patches/32661/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:49","name":"[v2,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-5-mengqinggang@loongson.cn/mbox/"},{"id":32659,"url":"https://patchwork.plctlab.org/api/1.2/patches/32659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:50","name":"[v2,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-6-mengqinggang@loongson.cn/mbox/"},{"id":32658,"url":"https://patchwork.plctlab.org/api/1.2/patches/32658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/","msgid":"<20221213065851.2777297-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-13T06:58:51","name":"[v2,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221213065851.2777297-7-mengqinggang@loongson.cn/mbox/"},{"id":32855,"url":"https://patchwork.plctlab.org/api/1.2/patches/32855/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/","msgid":"<0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com>","list_archive_url":null,"date":"2022-12-13T15:31:27","name":"Arm: break gas dependency on libopcodes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0adeda5c-0696-d3bf-499a-fd63e3a4f709@suse.com/mbox/"},{"id":33035,"url":"https://patchwork.plctlab.org/api/1.2/patches/33035/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:12","name":"Don'\''t access freed memory printing objcopy warning","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEcMxUdytmdyC6@squeak.grove.modra.org/mbox/"},{"id":33036,"url":"https://patchwork.plctlab.org/api/1.2/patches/33036/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T03:35:42","name":"asan: signed integer overflow in display_debug_frames","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5lEjrLPqV3l35Qf@squeak.grove.modra.org/mbox/"},{"id":33054,"url":"https://patchwork.plctlab.org/api/1.2/patches/33054/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:55","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-2-i.swmail@xen0n.name/mbox/"},{"id":33055,"url":"https://patchwork.plctlab.org/api/1.2/patches/33055/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:56","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-3-i.swmail@xen0n.name/mbox/"},{"id":33057,"url":"https://patchwork.plctlab.org/api/1.2/patches/33057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:57","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-4-i.swmail@xen0n.name/mbox/"},{"id":33058,"url":"https://patchwork.plctlab.org/api/1.2/patches/33058/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:58","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-5-i.swmail@xen0n.name/mbox/"},{"id":33059,"url":"https://patchwork.plctlab.org/api/1.2/patches/33059/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:46:59","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-6-i.swmail@xen0n.name/mbox/"},{"id":33056,"url":"https://patchwork.plctlab.org/api/1.2/patches/33056/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/","msgid":"<20221214054700.2889049-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:47:00","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214054700.2889049-7-i.swmail@xen0n.name/mbox/"},{"id":33061,"url":"https://patchwork.plctlab.org/api/1.2/patches/33061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-2-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:51:59","name":"[v3,1/6] LoongArch: support disassembling certain pseudo-instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-2-i.swmail@xen0n.name/mbox/"},{"id":33062,"url":"https://patchwork.plctlab.org/api/1.2/patches/33062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-3-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:00","name":"[v3,2/6] opcodes/loongarch: remove unused code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-3-i.swmail@xen0n.name/mbox/"},{"id":33060,"url":"https://patchwork.plctlab.org/api/1.2/patches/33060/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-4-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:01","name":"[v3,3/6] opcodes/loongarch: implement style support in the disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-4-i.swmail@xen0n.name/mbox/"},{"id":33063,"url":"https://patchwork.plctlab.org/api/1.2/patches/33063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-5-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:02","name":"[v3,4/6] opcodes/loongarch: style disassembled address offsets as such","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-5-i.swmail@xen0n.name/mbox/"},{"id":33065,"url":"https://patchwork.plctlab.org/api/1.2/patches/33065/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-6-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:03","name":"[v3,5/6] opcodes/loongarch: do not print hex notation for signed immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-6-i.swmail@xen0n.name/mbox/"},{"id":33064,"url":"https://patchwork.plctlab.org/api/1.2/patches/33064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/","msgid":"<20221214055204.2890795-7-i.swmail@xen0n.name>","list_archive_url":null,"date":"2022-12-14T05:52:04","name":"[v3,6/6] opcodes/loongarch: print unrecognized insn words with the .word directive","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214055204.2890795-7-i.swmail@xen0n.name/mbox/"},{"id":33086,"url":"https://patchwork.plctlab.org/api/1.2/patches/33086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/","msgid":"<20221214073240.24973-1-xuli1@eswincomputing.com>","list_archive_url":null,"date":"2022-12-14T07:32:40","name":"[v2] RISC-V: Add string length check for operands in AS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214073240.24973-1-xuli1@eswincomputing.com/mbox/"},{"id":33111,"url":"https://patchwork.plctlab.org/api/1.2/patches/33111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-14T09:07:07","name":"x86: adjust type checking constructs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af826d86-8600-6a8b-f696-0b26c7774d45@suse.com/mbox/"},{"id":33164,"url":"https://patchwork.plctlab.org/api/1.2/patches/33164/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:08","name":"Fix haiku ld dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m2zCJFXs1Ywa+M@squeak.grove.modra.org/mbox/"},{"id":33165,"url":"https://patchwork.plctlab.org/api/1.2/patches/33165/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-14T11:43:47","name":"asan: buffer overflow in sh_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y5m285CXyYl9DPU6@squeak.grove.modra.org/mbox/"},{"id":33304,"url":"https://patchwork.plctlab.org/api/1.2/patches/33304/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:54","name":"[1/6,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-2-indu.bhagat@oracle.com/mbox/"},{"id":33298,"url":"https://patchwork.plctlab.org/api/1.2/patches/33298/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:55","name":"[2/6,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-3-indu.bhagat@oracle.com/mbox/"},{"id":33299,"url":"https://patchwork.plctlab.org/api/1.2/patches/33299/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:56","name":"[3/6,3/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-4-indu.bhagat@oracle.com/mbox/"},{"id":33313,"url":"https://patchwork.plctlab.org/api/1.2/patches/33313/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:57","name":"[4/6,4/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-5-indu.bhagat@oracle.com/mbox/"},{"id":33300,"url":"https://patchwork.plctlab.org/api/1.2/patches/33300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:58","name":"[5/6,5/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-6-indu.bhagat@oracle.com/mbox/"},{"id":33307,"url":"https://patchwork.plctlab.org/api/1.2/patches/33307/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/","msgid":"<20221214195859.1233809-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T19:58:59","name":"[6/6,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214195859.1233809-7-indu.bhagat@oracle.com/mbox/"},{"id":33329,"url":"https://patchwork.plctlab.org/api/1.2/patches/33329/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:52","name":"[1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-2-indu.bhagat@oracle.com/mbox/"},{"id":33336,"url":"https://patchwork.plctlab.org/api/1.2/patches/33336/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:53","name":"[2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-3-indu.bhagat@oracle.com/mbox/"},{"id":33334,"url":"https://patchwork.plctlab.org/api/1.2/patches/33334/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:54","name":"[3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-4-indu.bhagat@oracle.com/mbox/"},{"id":33331,"url":"https://patchwork.plctlab.org/api/1.2/patches/33331/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:55","name":"[4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-5-indu.bhagat@oracle.com/mbox/"},{"id":33337,"url":"https://patchwork.plctlab.org/api/1.2/patches/33337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/","msgid":"<20221214200756.1234528-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T20:07:56","name":"[5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214200756.1234528-6-indu.bhagat@oracle.com/mbox/"},{"id":33412,"url":"https://patchwork.plctlab.org/api/1.2/patches/33412/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/","msgid":"<20221214234310.1247719-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-14T23:43:10","name":"[PR,29856] libsframe: avoid generating misaligned loads","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221214234310.1247719-1-indu.bhagat@oracle.com/mbox/"},{"id":33669,"url":"https://patchwork.plctlab.org/api/1.2/patches/33669/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/","msgid":"<15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com>","list_archive_url":null,"date":"2022-12-15T15:14:57","name":"gas: restore Dwarf info generation after macro diagnostic adjustments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15b35aca-4b74-63ff-b6e9-831879fa7cfa@suse.com/mbox/"},{"id":33836,"url":"https://patchwork.plctlab.org/api/1.2/patches/33836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/","msgid":"<20221216021400.22309-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:56","name":"[1/5] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-1-mark@harmstone.com/mbox/"},{"id":33839,"url":"https://patchwork.plctlab.org/api/1.2/patches/33839/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/","msgid":"<20221216021400.22309-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:57","name":"[2/5] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-2-mark@harmstone.com/mbox/"},{"id":33840,"url":"https://patchwork.plctlab.org/api/1.2/patches/33840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/","msgid":"<20221216021400.22309-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:58","name":"[3/5] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-3-mark@harmstone.com/mbox/"},{"id":33837,"url":"https://patchwork.plctlab.org/api/1.2/patches/33837/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/","msgid":"<20221216021400.22309-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:13:59","name":"[4/5] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-4-mark@harmstone.com/mbox/"},{"id":33838,"url":"https://patchwork.plctlab.org/api/1.2/patches/33838/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/","msgid":"<20221216021400.22309-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-16T02:14:00","name":"[5/5] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216021400.22309-5-mark@harmstone.com/mbox/"},{"id":33885,"url":"https://patchwork.plctlab.org/api/1.2/patches/33885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-2-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:31","name":"[v3,1/6] LoongArch: include: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-2-mengqinggang@loongson.cn/mbox/"},{"id":33886,"url":"https://patchwork.plctlab.org/api/1.2/patches/33886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-3-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:32","name":"[v3,2/6] LoongArch: bfd: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-3-mengqinggang@loongson.cn/mbox/"},{"id":33888,"url":"https://patchwork.plctlab.org/api/1.2/patches/33888/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-4-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:33","name":"[v3,3/6] LoongArch: opcodes: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-4-mengqinggang@loongson.cn/mbox/"},{"id":33889,"url":"https://patchwork.plctlab.org/api/1.2/patches/33889/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-5-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:34","name":"[v3,4/6] LoongArch: binutils: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-5-mengqinggang@loongson.cn/mbox/"},{"id":33887,"url":"https://patchwork.plctlab.org/api/1.2/patches/33887/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-6-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:35","name":"[v3,5/6] LoongArch: gas: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-6-mengqinggang@loongson.cn/mbox/"},{"id":33890,"url":"https://patchwork.plctlab.org/api/1.2/patches/33890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/","msgid":"<20221216072336.1087469-7-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2022-12-16T07:23:36","name":"[v3,6/6] LoongArch: ld: Add support for linker relaxation.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216072336.1087469-7-mengqinggang@loongson.cn/mbox/"},{"id":33895,"url":"https://patchwork.plctlab.org/api/1.2/patches/33895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/","msgid":"<98057a7f-d166-1940-f00f-d9c5d912328d@suse.com>","list_archive_url":null,"date":"2022-12-16T08:07:29","name":"[v2] x86: omit Cpu prefixes from opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98057a7f-d166-1940-f00f-d9c5d912328d@suse.com/mbox/"},{"id":33899,"url":"https://patchwork.plctlab.org/api/1.2/patches/33899/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/","msgid":"<507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com>","list_archive_url":null,"date":"2022-12-16T08:28:38","name":"[1/4] gprofng/testsuite: adjust linking of synprog","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/507f0d3f-c34e-9895-21bf-37525bf0a6fb@suse.com/mbox/"},{"id":33900,"url":"https://patchwork.plctlab.org/api/1.2/patches/33900/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/","msgid":"<67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com>","list_archive_url":null,"date":"2022-12-16T08:29:50","name":"[2/4] gprofng/testsuite: correct names for signal handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67f3d4e3-46dd-e39d-d154-49bf25dbafc8@suse.com/mbox/"},{"id":33902,"url":"https://patchwork.plctlab.org/api/1.2/patches/33902/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/","msgid":"<240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com>","list_archive_url":null,"date":"2022-12-16T08:30:10","name":"[3/4] gprofng/testsuite: correct line continuation in endcases.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/240a568e-ab05-b3b5-d004-c1fc6799c66f@suse.com/mbox/"},{"id":33903,"url":"https://patchwork.plctlab.org/api/1.2/patches/33903/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-16T08:30:30","name":"[4/4] gprofng/testsuite: eliminate bogus casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f0679195-cfa8-6f87-2519-520f758e615e@suse.com/mbox/"},{"id":33915,"url":"https://patchwork.plctlab.org/api/1.2/patches/33915/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/","msgid":"<0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com>","list_archive_url":null,"date":"2022-12-16T09:13:36","name":"[5/4] gprofng/testsuite: skip Java test without JDK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0acc18cc-d246-9c2a-ba14-586c693b9e58@suse.com/mbox/"},{"id":33950,"url":"https://patchwork.plctlab.org/api/1.2/patches/33950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:38","name":"[1/4] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-2-nick.alcock@oracle.com/mbox/"},{"id":33951,"url":"https://patchwork.plctlab.org/api/1.2/patches/33951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:39","name":"[2/4] libtool.m4: adjust kludge for ignoring syntax errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-3-nick.alcock@oracle.com/mbox/"},{"id":33952,"url":"https://patchwork.plctlab.org/api/1.2/patches/33952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:40","name":"[3/4] Regenerate affected configures.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-4-nick.alcock@oracle.com/mbox/"},{"id":33953,"url":"https://patchwork.plctlab.org/api/1.2/patches/33953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/","msgid":"<20221216132541.45791-5-nick.alcock@oracle.com>","list_archive_url":null,"date":"2022-12-16T13:25:41","name":"[4/4] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216132541.45791-5-nick.alcock@oracle.com/mbox/"},{"id":34050,"url":"https://patchwork.plctlab.org/api/1.2/patches/34050/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/","msgid":"<20221216185133.1342022-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-16T18:51:33","name":"RISC-V: Fix T-Head Fmv vendor extension encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216185133.1342022-1-christoph.muellner@vrull.eu/mbox/"},{"id":34093,"url":"https://patchwork.plctlab.org/api/1.2/patches/34093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/","msgid":"<20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com>","list_archive_url":null,"date":"2022-12-16T21:43:10","name":"[RFC] ld/emulparams: elf32lriscv-defs: Add support tune the text segment start address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221216214310.13155-1-prabhakar.mahadev-lad.rj@bp.renesas.com/mbox/"},{"id":34193,"url":"https://patchwork.plctlab.org/api/1.2/patches/34193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:23","name":"[COMMITTED,V2,1/6] sframe.h: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-2-indu.bhagat@oracle.com/mbox/"},{"id":34188,"url":"https://patchwork.plctlab.org/api/1.2/patches/34188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:24","name":"[COMMITTED,V2,2/6] gas: sframe: add support for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-3-indu.bhagat@oracle.com/mbox/"},{"id":34187,"url":"https://patchwork.plctlab.org/api/1.2/patches/34187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:25","name":"[COMMITTED,V2,3/6] libsframe: provide new access API for mangled RA bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-4-indu.bhagat@oracle.com/mbox/"},{"id":34189,"url":"https://patchwork.plctlab.org/api/1.2/patches/34189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:26","name":"[COMMITTED,V2,4/6] objdump/readelf: sframe: emit marker for FREs with mangled RA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-5-indu.bhagat@oracle.com/mbox/"},{"id":34195,"url":"https://patchwork.plctlab.org/api/1.2/patches/34195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:27","name":"[COMMITTED,V2,5/6] gas: sframe: testsuite: add testcase for .cfi_negate_ra_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-6-indu.bhagat@oracle.com/mbox/"},{"id":34196,"url":"https://patchwork.plctlab.org/api/1.2/patches/34196/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/","msgid":"<20221217064128.11326-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-17T06:41:28","name":"[COMMITTED,V2,6/6] sframe: doc: update spec for the mangled-RA bit in FRE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217064128.11326-7-indu.bhagat@oracle.com/mbox/"},{"id":34198,"url":"https://patchwork.plctlab.org/api/1.2/patches/34198/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:13:11","name":"asan: elf.c:12621:18: applying zero offset to null pointer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516F5Mqq4AgLz0T@squeak.grove.modra.org/mbox/"},{"id":34199,"url":"https://patchwork.plctlab.org/api/1.2/patches/34199/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-17T08:14:13","name":"bfd_get_relocated_section_contents allow NULL data buffer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y516VfGAggasKzZE@squeak.grove.modra.org/mbox/"},{"id":34204,"url":"https://patchwork.plctlab.org/api/1.2/patches/34204/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/","msgid":"<20221217102842.3645997-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-17T10:28:42","name":"bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221217102842.3645997-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34302,"url":"https://patchwork.plctlab.org/api/1.2/patches/34302/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:11:21","name":"ld bootstrap test in build dir with path containing symlinks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nSbf16Gc0Cm7u@squeak.grove.modra.org/mbox/"},{"id":34303,"url":"https://patchwork.plctlab.org/api/1.2/patches/34303/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-18T10:12:12","name":"Comment bfd_get_section_limit_octets and bfd_get_section_alloc_size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y57nfEDqt/784poP@squeak.grove.modra.org/mbox/"},{"id":34459,"url":"https://patchwork.plctlab.org/api/1.2/patches/34459/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/","msgid":"<20221219090346.213013-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-12-19T09:03:46","name":"gprofng: PR29646 Various warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219090346.213013-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":34460,"url":"https://patchwork.plctlab.org/api/1.2/patches/34460/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/","msgid":"<63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com>","list_archive_url":null,"date":"2022-12-19T10:44:40","name":"[01/10] x86: re-work ISA extension dependency handling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63033af0-eb22-a8eb-c8cb-f268344c5a14@suse.com/mbox/"},{"id":34461,"url":"https://patchwork.plctlab.org/api/1.2/patches/34461/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/","msgid":"<2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:06","name":"[02/10] x86: correct what gets disabled by certain \".arch .no*\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2cf259b7-9594-ed3f-f3f0-e7a232c03551@suse.com/mbox/"},{"id":34462,"url":"https://patchwork.plctlab.org/api/1.2/patches/34462/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/","msgid":"<141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com>","list_archive_url":null,"date":"2022-12-19T10:45:36","name":"[03/10] x86: correct SSE dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/141a0a8e-eb9f-f68f-0eb1-92d62e828f9e@suse.com/mbox/"},{"id":34467,"url":"https://patchwork.plctlab.org/api/1.2/patches/34467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:45:55","name":"[04/10] x86: add dependencies on AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ae514f08-6ed8-e30a-9077-c9e37d12bd46@suse.com/mbox/"},{"id":34468,"url":"https://patchwork.plctlab.org/api/1.2/patches/34468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/","msgid":"<0f352a12-4d8a-7658-0104-8537241b6b49@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:24","name":"[05/10] x86: rework noavx512-1 testcase","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0f352a12-4d8a-7658-0104-8537241b6b49@suse.com/mbox/"},{"id":34464,"url":"https://patchwork.plctlab.org/api/1.2/patches/34464/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/","msgid":"<2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com>","list_archive_url":null,"date":"2022-12-19T10:46:50","name":"[06/10] x86: correct dependencies of a few AVX512 sub-features","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2176ff46-f9e9-19c5-576a-0e69d9d02c15@suse.com/mbox/"},{"id":34466,"url":"https://patchwork.plctlab.org/api/1.2/patches/34466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/","msgid":"<70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com>","list_archive_url":null,"date":"2022-12-19T10:47:18","name":"[07/10] x86: correct XSAVE* dependencies","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/70971dfa-e30a-ec90-d797-808ecf674cc5@suse.com/mbox/"},{"id":34471,"url":"https://patchwork.plctlab.org/api/1.2/patches/34471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:47:44","name":"[08/10] x86: add dependencies on VMX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f29c5510-bc33-b0c3-aa25-27a02ba613ad@suse.com/mbox/"},{"id":34465,"url":"https://patchwork.plctlab.org/api/1.2/patches/34465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/","msgid":"<0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:11","name":"[09/10] x86: add dependencies on SVME","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0a930835-e8b4-40fa-34e5-bc29cde85200@suse.com/mbox/"},{"id":34472,"url":"https://patchwork.plctlab.org/api/1.2/patches/34472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/","msgid":"<1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com>","list_archive_url":null,"date":"2022-12-19T10:48:31","name":"[10/10] x86: correct/improve TSX controls","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b04fb35-1f99-7353-4e8c-d643e8ffa975@suse.com/mbox/"},{"id":34470,"url":"https://patchwork.plctlab.org/api/1.2/patches/34470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/","msgid":"<4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com>","list_archive_url":null,"date":"2022-12-19T10:50:39","name":"x86: rename CheckRegSize to CheckOperandSize","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a5ff47c-77cf-5ffa-ad7b-c8e0ae54b31c@suse.com/mbox/"},{"id":34473,"url":"https://patchwork.plctlab.org/api/1.2/patches/34473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T10:53:19","name":"gas: re-arrange listing output for .irp and alike","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fdbff837-ebd9-7726-351c-1c43c619b4cb@suse.com/mbox/"},{"id":34476,"url":"https://patchwork.plctlab.org/api/1.2/patches/34476/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/","msgid":"<87r0wvsl2q.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-19T11:13:17","name":"Commit: Add more tests for corrupt DWARF data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87r0wvsl2q.fsf@redhat.com/mbox/"},{"id":34538,"url":"https://patchwork.plctlab.org/api/1.2/patches/34538/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/","msgid":"<20221219131149.2268979-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-12-19T13:11:49","name":"[aarch64/sme] binutils: Add new NT_ARM_ZA and NT_ARM_SSVE register set constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219131149.2268979-1-luis.machado@arm.com/mbox/"},{"id":34542,"url":"https://patchwork.plctlab.org/api/1.2/patches/34542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-19T13:27:19","name":"Tidy PR29893 and PR29908 fix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6Bmt87TKcG5vugy@squeak.grove.modra.org/mbox/"},{"id":34553,"url":"https://patchwork.plctlab.org/api/1.2/patches/34553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/","msgid":"<20221219135303.116222-2-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:02","name":"[1/2] addr2line: new option -n to add a newline at the end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-2-mpapini@redhat.com/mbox/"},{"id":34554,"url":"https://patchwork.plctlab.org/api/1.2/patches/34554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/","msgid":"<20221219135303.116222-3-mpapini@redhat.com>","list_archive_url":null,"date":"2022-12-19T13:53:03","name":"[2/2] addr2line: test to check -n option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219135303.116222-3-mpapini@redhat.com/mbox/"},{"id":34605,"url":"https://patchwork.plctlab.org/api/1.2/patches/34605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/","msgid":"","list_archive_url":null,"date":"2022-12-19T15:06:26","name":"gprofng/testsuite: restrict testing to native configurations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f8cae085-3ed5-a6ec-cedf-f78d0c4b0ae1@suse.com/mbox/"},{"id":34649,"url":"https://patchwork.plctlab.org/api/1.2/patches/34649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/","msgid":"<20221219164830.394274-1-tromey@adacore.com>","list_archive_url":null,"date":"2022-12-19T16:48:30","name":"[pushed] Avoid compiler warning in dwarf-do-refresh","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219164830.394274-1-tromey@adacore.com/mbox/"},{"id":34689,"url":"https://patchwork.plctlab.org/api/1.2/patches/34689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/","msgid":"<20221219183450.3754890-1-torbjorn.svensson@foss.st.com>","list_archive_url":null,"date":"2022-12-19T18:34:51","name":"[v2] bfd: Discard region regardless of warning flag","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219183450.3754890-1-torbjorn.svensson@foss.st.com/mbox/"},{"id":34751,"url":"https://patchwork.plctlab.org/api/1.2/patches/34751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:24","name":"[COMMITTED,V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-2-indu.bhagat@oracle.com/mbox/"},{"id":34749,"url":"https://patchwork.plctlab.org/api/1.2/patches/34749/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:25","name":"[COMMITTED,V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-3-indu.bhagat@oracle.com/mbox/"},{"id":34748,"url":"https://patchwork.plctlab.org/api/1.2/patches/34748/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:26","name":"[COMMITTED,V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-4-indu.bhagat@oracle.com/mbox/"},{"id":34752,"url":"https://patchwork.plctlab.org/api/1.2/patches/34752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:27","name":"[COMMITTED,V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-5-indu.bhagat@oracle.com/mbox/"},{"id":34750,"url":"https://patchwork.plctlab.org/api/1.2/patches/34750/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/","msgid":"<20221219202328.1442022-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T20:23:28","name":"[COMMITTED,V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219202328.1442022-6-indu.bhagat@oracle.com/mbox/"},{"id":34774,"url":"https://patchwork.plctlab.org/api/1.2/patches/34774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:02","name":"[V2,1/5,1/5] sframe.h: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-2-indu.bhagat@oracle.com/mbox/"},{"id":34775,"url":"https://patchwork.plctlab.org/api/1.2/patches/34775/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:03","name":"[V2,2/5,2/5] gas: sframe: add support for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-3-indu.bhagat@oracle.com/mbox/"},{"id":34776,"url":"https://patchwork.plctlab.org/api/1.2/patches/34776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:04","name":"[V2,3/5,3/5] objdump/readelf: sframe: emit marker for SFrame FDE with B key","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-4-indu.bhagat@oracle.com/mbox/"},{"id":34777,"url":"https://patchwork.plctlab.org/api/1.2/patches/34777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:05","name":"[V2,4/5,4/5] gas: sframe: testsuite: add testcase for .cfi_b_key_frame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-5-indu.bhagat@oracle.com/mbox/"},{"id":34778,"url":"https://patchwork.plctlab.org/api/1.2/patches/34778/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/","msgid":"<20221219211406.1443750-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-19T21:14:06","name":"[V2,5/5,5/5] sframe: doc: update documentation for pauth key in SFrame FDE","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221219211406.1443750-6-indu.bhagat@oracle.com/mbox/"},{"id":34990,"url":"https://patchwork.plctlab.org/api/1.2/patches/34990/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-20T08:34:28","name":"PR29915, bfdio.c does not compile with mingw.org'\''s MinGW","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6FzlOKIrFOjqKVE@squeak.grove.modra.org/mbox/"},{"id":35279,"url":"https://patchwork.plctlab.org/api/1.2/patches/35279/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:28:53","name":"PR29922, SHT_NOBITS section avoids section size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K1tWIKWE+UA7+E@squeak.grove.modra.org/mbox/"},{"id":35280,"url":"https://patchwork.plctlab.org/api/1.2/patches/35280/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T07:29:48","name":"enable-non-contiguous-regions warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6K17LKfvNSlmnbB@squeak.grove.modra.org/mbox/"},{"id":35347,"url":"https://patchwork.plctlab.org/api/1.2/patches/35347/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/","msgid":"<20221221120934.45775-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-12-21T12:09:34","name":"RISC-V: Relax the order checking for the architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221120934.45775-1-nelson@rivosinc.com/mbox/"},{"id":35432,"url":"https://patchwork.plctlab.org/api/1.2/patches/35432/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:01","name":"[RFC,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-2-christoph.muellner@vrull.eu/mbox/"},{"id":35431,"url":"https://patchwork.plctlab.org/api/1.2/patches/35431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:02","name":"[RFC,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-3-christoph.muellner@vrull.eu/mbox/"},{"id":35434,"url":"https://patchwork.plctlab.org/api/1.2/patches/35434/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:03","name":"[RFC,3/6] RISC-V: Add Zvkh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-4-christoph.muellner@vrull.eu/mbox/"},{"id":35435,"url":"https://patchwork.plctlab.org/api/1.2/patches/35435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:04","name":"[RFC,4/6] RISC-V: Add Zvkn ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-5-christoph.muellner@vrull.eu/mbox/"},{"id":35433,"url":"https://patchwork.plctlab.org/api/1.2/patches/35433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:05","name":"[RFC,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-6-christoph.muellner@vrull.eu/mbox/"},{"id":35437,"url":"https://patchwork.plctlab.org/api/1.2/patches/35437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/","msgid":"<20221221170706.2877188-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-12-21T17:07:06","name":"[RFC,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221221170706.2877188-7-christoph.muellner@vrull.eu/mbox/"},{"id":35528,"url":"https://patchwork.plctlab.org/api/1.2/patches/35528/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-21T21:28:16","name":"PR29925, Memory leak in find_abstract_instance","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6N6cNwCN8q5hhHc@squeak.grove.modra.org/mbox/"},{"id":35982,"url":"https://patchwork.plctlab.org/api/1.2/patches/35982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:56","name":"[1/2] libsframe: fix a memory leak in sframe_decode","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-2-indu.bhagat@oracle.com/mbox/"},{"id":35983,"url":"https://patchwork.plctlab.org/api/1.2/patches/35983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/","msgid":"<20221222225457.1095930-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-22T22:54:57","name":"[2/2] libsframe: testsuite: fix memory leaks in testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221222225457.1095930-3-indu.bhagat@oracle.com/mbox/"},{"id":36015,"url":"https://patchwork.plctlab.org/api/1.2/patches/36015/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T00:04:53","name":"COFF build-id writes uninitialised data to file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6TwpegMSaNdNc48@squeak.grove.modra.org/mbox/"},{"id":36206,"url":"https://patchwork.plctlab.org/api/1.2/patches/36206/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-23T10:50:52","name":"pdb build fixes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6WIDO8tOPdLz0+5@squeak.grove.modra.org/mbox/"},{"id":36281,"url":"https://patchwork.plctlab.org/api/1.2/patches/36281/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/","msgid":"<98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org>","list_archive_url":null,"date":"2022-12-23T14:22:38","name":"libsframe builder (Was: [PATCH 0/2] libsframe: fix some memory leaks)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98617b373993a3c6054b9389cddfde56b9aec7d1.camel@klomp.org/mbox/"},{"id":36442,"url":"https://patchwork.plctlab.org/api/1.2/patches/36442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/","msgid":"<20221224194012.1889405-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-12-24T19:40:12","name":"libsframe: write out SFrame FRE start address correctly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221224194012.1889405-1-indu.bhagat@oracle.com/mbox/"},{"id":36515,"url":"https://patchwork.plctlab.org/api/1.2/patches/36515/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/","msgid":"","list_archive_url":null,"date":"2022-12-26T01:20:58","name":"Add support for x86_64-*-gnu-* targets to build x86_64 gnumach/hurd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6j2+q32Gg+3rSGs@mars/mbox/"},{"id":36605,"url":"https://patchwork.plctlab.org/api/1.2/patches/36605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-26T12:26:36","name":"bfd/dwarf2.c: allow use of DWARF5 directory entry 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y6mS/HVlwxWvjyo9@squeak.grove.modra.org/mbox/"},{"id":36702,"url":"https://patchwork.plctlab.org/api/1.2/patches/36702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/","msgid":"<20221226204751.23761-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:49","name":"[1/3] ld: Handle extended-length data structures in PDB types","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-1-mark@harmstone.com/mbox/"},{"id":36701,"url":"https://patchwork.plctlab.org/api/1.2/patches/36701/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/","msgid":"<20221226204751.23761-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:50","name":"[2/3] ld: Handle LF_VFTABLE types in PDBs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-2-mark@harmstone.com/mbox/"},{"id":36700,"url":"https://patchwork.plctlab.org/api/1.2/patches/36700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/","msgid":"<20221226204751.23761-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-26T20:47:51","name":"[3/3] ld/testsuite: Don'\''t add index to sizes in pdb.exp","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221226204751.23761-3-mark@harmstone.com/mbox/"},{"id":36989,"url":"https://patchwork.plctlab.org/api/1.2/patches/36989/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/","msgid":"<20221227194756.448332-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-12-27T19:47:56","name":"x86-64: Allocate input section memory if needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221227194756.448332-1-hjl.tools@gmail.com/mbox/"},{"id":37100,"url":"https://patchwork.plctlab.org/api/1.2/patches/37100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/","msgid":"<20221228040649.810-1-shihua@iscas.ac.cn>","list_archive_url":null,"date":"2022-12-28T04:06:49","name":"[RFC] Support RV64-ILP32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221228040649.810-1-shihua@iscas.ac.cn/mbox/"},{"id":37293,"url":"https://patchwork.plctlab.org/api/1.2/patches/37293/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:51:44","name":"RISC-V: Make T-Head testing pattern more generic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e6156a39f6be66c559443e890d8a3a9a592e63d6.1672285661.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37294,"url":"https://patchwork.plctlab.org/api/1.2/patches/37294/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:05","name":"[1/2] RISC-V: Simplify riscv_csr_address logic on state enable extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c509db05e4f1500736f4de994ed2aede544234d5.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37295,"url":"https://patchwork.plctlab.org/api/1.2/patches/37295/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-12-29T03:55:06","name":"[2/2] RISC-V: Reorder CSR classes related to '\''Ssstateen'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e5ff96022a4144e49d9151946a2e6cb2bd7b8419.1672286099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":37548,"url":"https://patchwork.plctlab.org/api/1.2/patches/37548/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/","msgid":"<20221230024055.31841-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:48","name":"[1/8] ld: Rename aarch64pe emulation target to arm64pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-1-mark@harmstone.com/mbox/"},{"id":37549,"url":"https://patchwork.plctlab.org/api/1.2/patches/37549/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/","msgid":"<20221230024055.31841-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:49","name":"[2/8] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-2-mark@harmstone.com/mbox/"},{"id":37551,"url":"https://patchwork.plctlab.org/api/1.2/patches/37551/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/","msgid":"<20221230024055.31841-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:50","name":"[3/8] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-3-mark@harmstone.com/mbox/"},{"id":37550,"url":"https://patchwork.plctlab.org/api/1.2/patches/37550/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/","msgid":"<20221230024055.31841-4-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:51","name":"[4/8] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-4-mark@harmstone.com/mbox/"},{"id":37554,"url":"https://patchwork.plctlab.org/api/1.2/patches/37554/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/","msgid":"<20221230024055.31841-5-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:52","name":"[5/8] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-5-mark@harmstone.com/mbox/"},{"id":37553,"url":"https://patchwork.plctlab.org/api/1.2/patches/37553/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/","msgid":"<20221230024055.31841-6-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:53","name":"[6/8] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-6-mark@harmstone.com/mbox/"},{"id":37555,"url":"https://patchwork.plctlab.org/api/1.2/patches/37555/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/","msgid":"<20221230024055.31841-7-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:54","name":"[7/8] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-7-mark@harmstone.com/mbox/"},{"id":37552,"url":"https://patchwork.plctlab.org/api/1.2/patches/37552/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/","msgid":"<20221230024055.31841-8-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-30T02:40:55","name":"[8/8] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221230024055.31841-8-mark@harmstone.com/mbox/"},{"id":37656,"url":"https://patchwork.plctlab.org/api/1.2/patches/37656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-12-30T11:54:02","name":"PR29948, heap-buffer-overflow in display_debug_lines_decoded","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y67RWv4jQ93m2JzK@squeak.grove.modra.org/mbox/"},{"id":37836,"url":"https://patchwork.plctlab.org/api/1.2/patches/37836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/","msgid":"<87v8lr93ws.fsf@redhat.com>","list_archive_url":null,"date":"2022-12-31T12:02:59","name":"Commit: Sync libiberty sources with gcc mainline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87v8lr93ws.fsf@redhat.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-12/mbox/"},{"id":13,"url":"https://patchwork.plctlab.org/api/1.2/bundles/13/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-01","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":37894,"url":"https://patchwork.plctlab.org/api/1.2/patches/37894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/","msgid":"<20221231205546.14330-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-12-31T20:55:46","name":"Avoid unaligned pointer reads in PEP .idata section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221231205546.14330-1-mark@harmstone.com/mbox/"},{"id":37945,"url":"https://patchwork.plctlab.org/api/1.2/patches/37945/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-01T11:29:20","name":"Update etc/update-copyright.py","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7FukAKCvmmsn7pb@squeak.grove.modra.org/mbox/"},{"id":37992,"url":"https://patchwork.plctlab.org/api/1.2/patches/37992/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-02T03:40:26","name":"obsolete target tidy","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7JSKtcK8QTgIQY5@squeak.grove.modra.org/mbox/"},{"id":38142,"url":"https://patchwork.plctlab.org/api/1.2/patches/38142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/","msgid":"<20230102160857.ABA7F2042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-02T16:08:57","name":"Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230102160857.ABA7F2042C@pchp3.se.axis.com/mbox/"},{"id":38247,"url":"https://patchwork.plctlab.org/api/1.2/patches/38247/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/","msgid":"<20230103024119.12F182042C@pchp3.se.axis.com>","list_archive_url":null,"date":"2023-01-03T02:41:19","name":"ARM: Fix ld bloat introduced between binutils-2.38 and 2.39","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103024119.12F182042C@pchp3.se.axis.com/mbox/"},{"id":38355,"url":"https://patchwork.plctlab.org/api/1.2/patches/38355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:50","name":"[arm] Fix PR18841 ifunc relocation ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-1-christophe.lyon@arm.com/mbox/"},{"id":38356,"url":"https://patchwork.plctlab.org/api/1.2/patches/38356/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/","msgid":"<20230103102251.89478-2-christophe.lyon@arm.com>","list_archive_url":null,"date":"2023-01-03T10:22:51","name":"[arm] Skip ld/pr23169 test on arm.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103102251.89478-2-christophe.lyon@arm.com/mbox/"},{"id":38431,"url":"https://patchwork.plctlab.org/api/1.2/patches/38431/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/","msgid":"<20230103135330.1225218-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T13:53:30","name":"configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103135330.1225218-1-chigot@adacore.com/mbox/"},{"id":38506,"url":"https://patchwork.plctlab.org/api/1.2/patches/38506/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/","msgid":"<20230103162543.2412854-1-chigot@adacore.com>","list_archive_url":null,"date":"2023-01-03T16:25:43","name":"[v2] configure: remove dependencies on gmp and mpfr when gdb is disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103162543.2412854-1-chigot@adacore.com/mbox/"},{"id":38694,"url":"https://patchwork.plctlab.org/api/1.2/patches/38694/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/","msgid":"<20230103214931.3320223-1-dilfridge@gentoo.org>","list_archive_url":null,"date":"2023-01-03T21:49:31","name":"ld testsuite: un-xfail pr19719 tests on aarch64, seems to succeed now","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103214931.3320223-1-dilfridge@gentoo.org/mbox/"},{"id":38658,"url":"https://patchwork.plctlab.org/api/1.2/patches/38658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/","msgid":"<20230103215722.616744-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:22","name":"[COMMITTED] opcodes: xtensa: implement styled disassembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215722.616744-1-jcmvbkbc@gmail.com/mbox/"},{"id":38659,"url":"https://patchwork.plctlab.org/api/1.2/patches/38659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/","msgid":"<20230103215746.616794-1-jcmvbkbc@gmail.com>","list_archive_url":null,"date":"2023-01-03T21:57:46","name":"[COMMITTED] opcodes: xtensa: fix jump visualization for FLIX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230103215746.616794-1-jcmvbkbc@gmail.com/mbox/"},{"id":38714,"url":"https://patchwork.plctlab.org/api/1.2/patches/38714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/","msgid":"<20230104011831.965647-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T01:18:31","name":"MAINTAINERS: add myself as maintainer of libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104011831.965647-1-indu.bhagat@oracle.com/mbox/"},{"id":38733,"url":"https://patchwork.plctlab.org/api/1.2/patches/38733/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104041219.794237-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T04:12:19","name":"Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104041219.794237-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":38743,"url":"https://patchwork.plctlab.org/api/1.2/patches/38743/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/","msgid":"<20230104055936.1130680-1-aurelien@aurel32.net>","list_archive_url":null,"date":"2023-01-04T05:59:36","name":"RISC-V: fix JAL aliases ordering in opcode table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104055936.1130680-1-aurelien@aurel32.net/mbox/"},{"id":38774,"url":"https://patchwork.plctlab.org/api/1.2/patches/38774/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/","msgid":"<20230104065611.377771-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-04T06:56:11","name":"libsframe: adjust an incorrect check in flip_sframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104065611.377771-1-indu.bhagat@oracle.com/mbox/"},{"id":38920,"url":"https://patchwork.plctlab.org/api/1.2/patches/38920/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:04","name":"addr2line out of memory on fuzzed file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+MNgHYTpMBNw5@squeak.grove.modra.org/mbox/"},{"id":38921,"url":"https://patchwork.plctlab.org/api/1.2/patches/38921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:25:39","name":"asan: segv in parse_module","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+U0bOlfYE++6E@squeak.grove.modra.org/mbox/"},{"id":38922,"url":"https://patchwork.plctlab.org/api/1.2/patches/38922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-04T13:26:27","name":"fuzzed file timeout","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7V+g16MZQvQAYgv@squeak.grove.modra.org/mbox/"},{"id":39067,"url":"https://patchwork.plctlab.org/api/1.2/patches/39067/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/","msgid":"<20230104191414.149668-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-04T19:14:14","name":"x86: Remove duplicated I386_PCREL_TYPE_P/X86_64_PCREL_TYPE_P","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104191414.149668-1-hjl.tools@gmail.com/mbox/"},{"id":39123,"url":"https://patchwork.plctlab.org/api/1.2/patches/39123/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/","msgid":"<20230104214109.51006-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-04T21:41:09","name":"[PATCHv2] Fix sim/testsuite/bpf due to linker warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230104214109.51006-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":39188,"url":"https://patchwork.plctlab.org/api/1.2/patches/39188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/","msgid":"<20230105002743.25019-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-05T00:27:43","name":"ld/testsuite: Fix test failures in pe.exp caused by 8819b236","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105002743.25019-1-mark@harmstone.com/mbox/"},{"id":39795,"url":"https://patchwork.plctlab.org/api/1.2/patches/39795/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/","msgid":"<20230105210542.3573076-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T21:05:42","name":"ld: Allow R_X86_64_GOTPCREL for call *__tls_get_addr@GOTPCREL(%rip)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105210542.3573076-1-maskray@google.com/mbox/"},{"id":39834,"url":"https://patchwork.plctlab.org/api/1.2/patches/39834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/","msgid":"<20230105230742.1097314-1-maskray@google.com>","list_archive_url":null,"date":"2023-01-05T23:07:42","name":"ld: Allow R_386_GOT32 for call *__tls_get_addr@GOT(%reg)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230105230742.1097314-1-maskray@google.com/mbox/"},{"id":39890,"url":"https://patchwork.plctlab.org/api/1.2/patches/39890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/","msgid":"<20230106012509.7918-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:03","name":"[1/7] Fix size of external_reloc for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-1-mark@harmstone.com/mbox/"},{"id":39891,"url":"https://patchwork.plctlab.org/api/1.2/patches/39891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/","msgid":"<20230106012509.7918-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:04","name":"[2/7] Skip ELF-specific tests when targeting pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-2-mark@harmstone.com/mbox/"},{"id":39892,"url":"https://patchwork.plctlab.org/api/1.2/patches/39892/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/","msgid":"<20230106012509.7918-3-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:05","name":"[3/7] Skip big-obj test for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-3-mark@harmstone.com/mbox/"},{"id":39896,"url":"https://patchwork.plctlab.org/api/1.2/patches/39896/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/","msgid":"<20230106012509.7918-4-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:06","name":"[4/7] Add pe-aarch64 relocations","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-4-mark@harmstone.com/mbox/"},{"id":39894,"url":"https://patchwork.plctlab.org/api/1.2/patches/39894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/","msgid":"<20230106012509.7918-5-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:07","name":"[5/7] Add .secrel32 for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-5-mark@harmstone.com/mbox/"},{"id":39893,"url":"https://patchwork.plctlab.org/api/1.2/patches/39893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/","msgid":"<20230106012509.7918-6-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:08","name":"[6/7] Add aarch64-w64-mingw32 target","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-6-mark@harmstone.com/mbox/"},{"id":39895,"url":"https://patchwork.plctlab.org/api/1.2/patches/39895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/","msgid":"<20230106012509.7918-7-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-06T01:25:09","name":"[7/7] gas: Restore tc_pe_dwarf2_emit_offset for pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106012509.7918-7-mark@harmstone.com/mbox/"},{"id":39967,"url":"https://patchwork.plctlab.org/api/1.2/patches/39967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/","msgid":"<20230106064053.984817-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-06T06:40:53","name":"sframe: fix the defined SFRAME_FRE_TYPE_*_LIMIT constants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106064053.984817-1-indu.bhagat@oracle.com/mbox/"},{"id":39979,"url":"https://patchwork.plctlab.org/api/1.2/patches/39979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/","msgid":"<20230106075816.387489-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-06T07:58:16","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230106075816.387489-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40061,"url":"https://patchwork.plctlab.org/api/1.2/patches/40061/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-06T09:33:00","name":"ld: yet another PDB build fix (or workaround)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b7e9975b-086f-a9f6-ab6b-0181d50187e1@suse.com/mbox/"},{"id":40085,"url":"https://patchwork.plctlab.org/api/1.2/patches/40085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:43:16","name":"Make coff backend data read-only","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7RLzDodzChR88@squeak.grove.modra.org/mbox/"},{"id":40086,"url":"https://patchwork.plctlab.org/api/1.2/patches/40086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:02","name":"Tidy pe flag in coff_data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7chtgwRfAVNME@squeak.grove.modra.org/mbox/"},{"id":40087,"url":"https://patchwork.plctlab.org/api/1.2/patches/40087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-06T10:44:36","name":"Fix an aout memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7f7lGQlMvLz157a@squeak.grove.modra.org/mbox/"},{"id":40114,"url":"https://patchwork.plctlab.org/api/1.2/patches/40114/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/","msgid":"<6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com>","list_archive_url":null,"date":"2023-01-06T12:34:46","name":"gas/RISC-V: adjust assembler for opcode table re-ordering","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c9f38b9-c582-3a1a-55ce-bb9966940a80@suse.com/mbox/"},{"id":40415,"url":"https://patchwork.plctlab.org/api/1.2/patches/40415/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/","msgid":"<20230107154743.624854-1-guillermo.e.martinez@oracle.com>","list_archive_url":null,"date":"2023-01-07T15:47:43","name":"bpf: fix error conversion from long unsigned int to unsigned int [-Werror=overflow]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230107154743.624854-1-guillermo.e.martinez@oracle.com/mbox/"},{"id":40698,"url":"https://patchwork.plctlab.org/api/1.2/patches/40698/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/","msgid":"<20230109083526.74448-1-mengqinggang@loongson.cn>","list_archive_url":null,"date":"2023-01-09T08:35:26","name":"LoongArch: ld: Fix hidden ifunc symbol linker error bug.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230109083526.74448-1-mengqinggang@loongson.cn/mbox/"},{"id":41215,"url":"https://patchwork.plctlab.org/api/1.2/patches/41215/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:18:33","name":"Move bfd_init to bfd.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ygyYa8VydFJqaD@squeak.grove.modra.org/mbox/"},{"id":41216,"url":"https://patchwork.plctlab.org/api/1.2/patches/41216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:19:11","name":"Move mips_refhi_list to bfd tdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yg79B/YO6FUkMB@squeak.grove.modra.org/mbox/"},{"id":41226,"url":"https://patchwork.plctlab.org/api/1.2/patches/41226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:39:19","name":"peXXigen.c sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7ylp96AC5XxPRgq@squeak.grove.modra.org/mbox/"},{"id":41227,"url":"https://patchwork.plctlab.org/api/1.2/patches/41227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-09T23:40:04","name":"Set dwarf2 stash pointer earlier","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7yl1F46NAHWkWo5@squeak.grove.modra.org/mbox/"},{"id":41452,"url":"https://patchwork.plctlab.org/api/1.2/patches/41452/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-2-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:48","name":"[v2,1/3] ctf: fix various dreadful typos in the ctf_archive format comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-2-nick.alcock@oracle.com/mbox/"},{"id":41453,"url":"https://patchwork.plctlab.org/api/1.2/patches/41453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-3-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:49","name":"[v2,2/3] libctf: skip the testsuite from inside dejagnu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-3-nick.alcock@oracle.com/mbox/"},{"id":41454,"url":"https://patchwork.plctlab.org/api/1.2/patches/41454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/","msgid":"<20230110130050.366404-4-nick.alcock@oracle.com>","list_archive_url":null,"date":"2023-01-10T13:00:50","name":"[v2,3/3] libctf: ctf-link outdated input check faulty","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110130050.366404-4-nick.alcock@oracle.com/mbox/"},{"id":41470,"url":"https://patchwork.plctlab.org/api/1.2/patches/41470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/","msgid":"<20230110133534.5295-1-stefansf@linux.ibm.com>","list_archive_url":null,"date":"2023-01-10T13:35:35","name":"IBM zSystems: Fix offset relative to static TLS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110133534.5295-1-stefansf@linux.ibm.com/mbox/"},{"id":41571,"url":"https://patchwork.plctlab.org/api/1.2/patches/41571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/","msgid":"<20230110182745.3641128-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-10T18:27:45","name":"libsframe: replace an strncat with strcat","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230110182745.3641128-1-indu.bhagat@oracle.com/mbox/"},{"id":41761,"url":"https://patchwork.plctlab.org/api/1.2/patches/41761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T06:06:26","name":"now_seg after closing output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y75R4sYOPg/8UuHm@squeak.grove.modra.org/mbox/"},{"id":41817,"url":"https://patchwork.plctlab.org/api/1.2/patches/41817/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T08:37:03","name":"Tidy some global bfd state used by gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y751L9gX14jBBlO0@squeak.grove.modra.org/mbox/"},{"id":41974,"url":"https://patchwork.plctlab.org/api/1.2/patches/41974/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-11T13:14:51","name":"Fix XPASS weak symbols on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y762S0diPNqwWu1a@squeak.grove.modra.org/mbox/"},{"id":42134,"url":"https://patchwork.plctlab.org/api/1.2/patches/42134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/","msgid":"<20230111183204.11600-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-11T18:32:04","name":"Use subsystem to distinguish between pei-arm-little and pei-arm-wince-little","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230111183204.11600-1-mark@harmstone.com/mbox/"},{"id":42262,"url":"https://patchwork.plctlab.org/api/1.2/patches/42262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:48:32","name":"Remove myself as hppa32 maintainer","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tQPYaY/skpLIf@squeak.grove.modra.org/mbox/"},{"id":42263,"url":"https://patchwork.plctlab.org/api/1.2/patches/42263/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-12T06:49:53","name":"Use __func__ rather than __FUNCTION__","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y7+tkeiBByVJdca3@squeak.grove.modra.org/mbox/"},{"id":42799,"url":"https://patchwork.plctlab.org/api/1.2/patches/42799/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/","msgid":"<20230112205654.3456561-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-12T20:56:54","name":"gprofng: PR29987 bfd/archive.c:1447: undefined reference to `filename_ncmp'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230112205654.3456561-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":43131,"url":"https://patchwork.plctlab.org/api/1.2/patches/43131/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/","msgid":"<95936261-d824-9128-1be9-ba7dfe12b042@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:19","name":"[1/3] RISC-V: prefer SLT{,U} aliases for SLTI{,U}","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95936261-d824-9128-1be9-ba7dfe12b042@suse.com/mbox/"},{"id":43133,"url":"https://patchwork.plctlab.org/api/1.2/patches/43133/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/","msgid":"<63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com>","list_archive_url":null,"date":"2023-01-13T10:19:51","name":"[2/3] RISC-V: move OR and XOR aliases down","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63fa0796-59e6-6429-6c86-b8707cc9f8d9@suse.com/mbox/"},{"id":43134,"url":"https://patchwork.plctlab.org/api/1.2/patches/43134/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/","msgid":"<448243b9-8134-f981-8e66-635790d4e680@suse.com>","list_archive_url":null,"date":"2023-01-13T10:20:23","name":"[3/3] RISC-V: prefer FSRM/FSFLAGS aliases for FSRMI/FSFLAGSI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/448243b9-8134-f981-8e66-635790d4e680@suse.com/mbox/"},{"id":43166,"url":"https://patchwork.plctlab.org/api/1.2/patches/43166/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/","msgid":"<55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com>","list_archive_url":null,"date":"2023-01-13T11:05:43","name":"[1/8] x86: abstract out obtaining of a template'\''s mnemonic","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/55dd0365-1b8c-45d0-cb85-fc8ebdc2ac21@suse.com/mbox/"},{"id":43167,"url":"https://patchwork.plctlab.org/api/1.2/patches/43167/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:06:32","name":"[1/8] x86: move insn mnemonics to a separate table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fa681978-5ee6-16ba-3f08-958f6d1cf805@suse.com/mbox/"},{"id":43168,"url":"https://patchwork.plctlab.org/api/1.2/patches/43168/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:07:24","name":"[3/8] x86: re-use insn mnemonic strings as much as possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d87c0ed5-4678-d8ea-9744-7447ff82a843@suse.com/mbox/"},{"id":43169,"url":"https://patchwork.plctlab.org/api/1.2/patches/43169/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/","msgid":"<8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com>","list_archive_url":null,"date":"2023-01-13T11:07:46","name":"[4/8] x86: absorb allocation in i386-gen","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f43bf06-9323-8838-bcdc-bfbf9a850ae2@suse.com/mbox/"},{"id":43170,"url":"https://patchwork.plctlab.org/api/1.2/patches/43170/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-13T11:08:33","name":"[5/8] x86: avoid strcmp() in a few places","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c60483a9-14fc-f2f4-0185-80c2510e45a5@suse.com/mbox/"},{"id":43171,"url":"https://patchwork.plctlab.org/api/1.2/patches/43171/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/","msgid":"<1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com>","list_archive_url":null,"date":"2023-01-13T11:10:03","name":"[6/8] x86: embed register names in reg_entry","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1c763a63-05e0-33e8-c9c4-48a26cbc5db7@suse.com/mbox/"},{"id":43172,"url":"https://patchwork.plctlab.org/api/1.2/patches/43172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/","msgid":"<8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:01","name":"[7/8] x86: embed register and alike names in disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8a6f1fce-435a-b8fa-44a3-c7ae2c621968@suse.com/mbox/"},{"id":43174,"url":"https://patchwork.plctlab.org/api/1.2/patches/43174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/","msgid":"<1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com>","list_archive_url":null,"date":"2023-01-13T11:11:37","name":"[8/8] x86: split i386-gen'\''s opcode hash entry struct","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d538fdf-536a-37b0-556b-b4ca86b0a090@suse.com/mbox/"},{"id":43288,"url":"https://patchwork.plctlab.org/api/1.2/patches/43288/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/","msgid":"<20230113125454.75744-1-cooper.qu@linux.alibaba.com>","list_archive_url":null,"date":"2023-01-13T12:54:54","name":"C-SKY: Fix machine flag.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230113125454.75744-1-cooper.qu@linux.alibaba.com/mbox/"},{"id":43355,"url":"https://patchwork.plctlab.org/api/1.2/patches/43355/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-13T14:42:32","name":"libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152AC3F96A88680022D57ADF0C29@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":43695,"url":"https://patchwork.plctlab.org/api/1.2/patches/43695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2023-01-14T04:23:26","name":"[v2] libctf: update regexp to allow makeinfo to build document","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/OS3P286MB2152CCD151694D02E2A84D23F0C39@OS3P286MB2152.JPNP286.PROD.OUTLOOK.COM/mbox/"},{"id":44089,"url":"https://patchwork.plctlab.org/api/1.2/patches/44089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T11:37:09","name":"PR29991, MicroMIPS flag erased after align directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8U25YxsSHWBz8of@squeak.grove.modra.org/mbox/"},{"id":44107,"url":"https://patchwork.plctlab.org/api/1.2/patches/44107/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:54:33","name":"COFF CALC_ADDEND comment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJCZte0qnkPRWk@squeak.grove.modra.org/mbox/"},{"id":44109,"url":"https://patchwork.plctlab.org/api/1.2/patches/44109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:56:20","name":"Leftover hack from i960-coff","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJdIvu7DGz4i7I@squeak.grove.modra.org/mbox/"},{"id":44111,"url":"https://patchwork.plctlab.org/api/1.2/patches/44111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T12:57:42","name":"Tidy gas/expr.c static state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VJxpkPeEvO360+@squeak.grove.modra.org/mbox/"},{"id":44146,"url":"https://patchwork.plctlab.org/api/1.2/patches/44146/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-16T13:29:54","name":"Correct ld-pe/aarch64.d test output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8VRUsfXY5Vjk5A1@squeak.grove.modra.org/mbox/"},{"id":44218,"url":"https://patchwork.plctlab.org/api/1.2/patches/44218/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/","msgid":"<1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:42","name":"[PING,1/2] gas: arm: Fix a further IT-predicated vcvt issue in the presense of MVE vcvtn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1ff07fee-24f1-7aeb-8fb6-44457af557c4@arm.com/mbox/"},{"id":44219,"url":"https://patchwork.plctlab.org/api/1.2/patches/44219/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/","msgid":"<0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com>","list_archive_url":null,"date":"2023-01-16T15:14:55","name":"[PING,2/2] gas: arm: Change warning message to not reference specific A-class architecture revision","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b4d01ad-38b9-428e-39af-3ff452f94ef2@arm.com/mbox/"},{"id":44644,"url":"https://patchwork.plctlab.org/api/1.2/patches/44644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/","msgid":"","list_archive_url":null,"date":"2023-01-17T11:25:23","name":"i386: Don'\''t emit unsupported TLS relocs on Solaris [PR13671]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yddbkmx8kt8.fsf@CeBiTec.Uni-Bielefeld.DE/mbox/"},{"id":44718,"url":"https://patchwork.plctlab.org/api/1.2/patches/44718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/","msgid":"<20230117154125.601189-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-17T15:41:25","name":"ld: Use run_cc_link_tests for PR ld/26391 tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230117154125.601189-1-hjl.tools@gmail.com/mbox/"},{"id":44872,"url":"https://patchwork.plctlab.org/api/1.2/patches/44872/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/","msgid":"<20230118001851.3467920-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-18T00:18:51","name":"toplevel: Makefile.def: add install-strip dependency on libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118001851.3467920-1-indu.bhagat@oracle.com/mbox/"},{"id":44975,"url":"https://patchwork.plctlab.org/api/1.2/patches/44975/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/","msgid":"<20230118051136.10243-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-18T05:11:36","name":"ld: Fix ADDR32/64 incorrect outputs in pe-aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118051136.10243-1-mark@harmstone.com/mbox/"},{"id":44995,"url":"https://patchwork.plctlab.org/api/1.2/patches/44995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/","msgid":"<20230118062657.1125934-2-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:54","name":"[1/4] howto install_addend","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-2-amodra@gmail.com/mbox/"},{"id":44994,"url":"https://patchwork.plctlab.org/api/1.2/patches/44994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/","msgid":"<20230118062657.1125934-3-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:55","name":"[2/4] coff-aarch64.c howtos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-3-amodra@gmail.com/mbox/"},{"id":44999,"url":"https://patchwork.plctlab.org/api/1.2/patches/44999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/","msgid":"<20230118062657.1125934-4-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:56","name":"[3/4] Correct coff-aarch64 howtos and delete unnecessary special functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-4-amodra@gmail.com/mbox/"},{"id":44998,"url":"https://patchwork.plctlab.org/api/1.2/patches/44998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/","msgid":"<20230118062657.1125934-5-amodra@gmail.com>","list_archive_url":null,"date":"2023-01-18T06:26:57","name":"[4/4] The fuzzers have found the reloc special functions in coff-aarch64.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230118062657.1125934-5-amodra@gmail.com/mbox/"},{"id":45183,"url":"https://patchwork.plctlab.org/api/1.2/patches/45183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/","msgid":"<87y1q013k1.fsf@redhat.com>","list_archive_url":null,"date":"2023-01-18T11:32:14","name":"Commit: Improve the performance of objcopy'\''s note merging algorithm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87y1q013k1.fsf@redhat.com/mbox/"},{"id":45396,"url":"https://patchwork.plctlab.org/api/1.2/patches/45396/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:31:54","name":"[1/3] Faster string merging","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731360.30340@wotan.suse.de/mbox/"},{"id":45399,"url":"https://patchwork.plctlab.org/api/1.2/patches/45399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:09","name":"[2/3] arm32: Fix rodata-merge-map","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181731590.30340@wotan.suse.de/mbox/"},{"id":45395,"url":"https://patchwork.plctlab.org/api/1.2/patches/45395/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2023-01-18T17:32:24","name":"[3/3] Add testcase ld-elf/merge4","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2301181732140.30340@wotan.suse.de/mbox/"},{"id":45571,"url":"https://patchwork.plctlab.org/api/1.2/patches/45571/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/","msgid":"<20230119035126.1172654-1-raj.khem@gmail.com>","list_archive_url":null,"date":"2023-01-19T03:51:26","name":"Remove duplicate pe-dll.o entry deom targ_extra_ofiles","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119035126.1172654-1-raj.khem@gmail.com/mbox/"},{"id":45616,"url":"https://patchwork.plctlab.org/api/1.2/patches/45616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T07:15:31","name":"PR 30022, concurrent builds can fail","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8juE1B+0XLFwkuv@squeak.grove.modra.org/mbox/"},{"id":45640,"url":"https://patchwork.plctlab.org/api/1.2/patches/45640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-19T08:10:07","name":"Reinitialise macro_nest","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8j634999Uh3otCN@squeak.grove.modra.org/mbox/"},{"id":45960,"url":"https://patchwork.plctlab.org/api/1.2/patches/45960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/","msgid":"<20230119205932.3025258-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T20:59:32","name":"[COMMITTED] libsframe: Use AM_SILENT_RULES macro in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119205932.3025258-1-indu.bhagat@oracle.com/mbox/"},{"id":45961,"url":"https://patchwork.plctlab.org/api/1.2/patches/45961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/","msgid":"","list_archive_url":null,"date":"2023-01-19T21:03:55","name":"Add OpenBSD ARM GAS support.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y8mwO5KmTqXAtFhC@fedora/mbox/"},{"id":46019,"url":"https://patchwork.plctlab.org/api/1.2/patches/46019/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/","msgid":"<20230119214728.3208371-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-19T21:47:28","name":"doc: sframe: fix some warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230119214728.3208371-1-indu.bhagat@oracle.com/mbox/"},{"id":46256,"url":"https://patchwork.plctlab.org/api/1.2/patches/46256/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/","msgid":"<98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com>","list_archive_url":null,"date":"2023-01-20T09:30:48","name":"[1/2] x86: remove internationalization from i386-gen.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/98a5c1d5-00c9-75b3-db8c-019e056d720c@suse.com/mbox/"},{"id":46257,"url":"https://patchwork.plctlab.org/api/1.2/patches/46257/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:31:27","name":"[2/2] opcodes: suppress internationalization on build helper tools","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2aea3ae-6280-ad3d-2657-ad54f5d5b6bc@suse.com/mbox/"},{"id":46268,"url":"https://patchwork.plctlab.org/api/1.2/patches/46268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-20T09:55:26","name":"x86/Intel: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8481a70-fa06-a794-ba34-555e712d679f@suse.com/mbox/"},{"id":46274,"url":"https://patchwork.plctlab.org/api/1.2/patches/46274/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/","msgid":"<1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:13","name":"[1/3] x86: use ModR/M for FPU insns with operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1299219c-8f54-8672-a898-3aa1acc2b9ec@suse.com/mbox/"},{"id":46276,"url":"https://patchwork.plctlab.org/api/1.2/patches/46276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/","msgid":"<7882acac-b12c-ac86-77f7-063ecd07e799@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:35","name":"[2/3] x86: drop dead SSE2AVX-related code","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7882acac-b12c-ac86-77f7-063ecd07e799@suse.com/mbox/"},{"id":46275,"url":"https://patchwork.plctlab.org/api/1.2/patches/46275/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/","msgid":"<44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com>","list_archive_url":null,"date":"2023-01-20T10:00:54","name":"[3/3] x86: move reg_operands adjustment","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44a44856-b7b2-5236-9d5e-6c681fc0fb82@suse.com/mbox/"},{"id":46588,"url":"https://patchwork.plctlab.org/api/1.2/patches/46588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/","msgid":"<20230120191842.3799467-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-20T19:18:42","name":"[COMMITTED] Upload SFrame spec files as well","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120191842.3799467-1-indu.bhagat@oracle.com/mbox/"},{"id":46609,"url":"https://patchwork.plctlab.org/api/1.2/patches/46609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:27","name":"[RFC,v2,1/6] RISC-V: Add Zvkb ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-2-christoph.muellner@vrull.eu/mbox/"},{"id":46608,"url":"https://patchwork.plctlab.org/api/1.2/patches/46608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-3-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:28","name":"[RFC,v2,2/6] RISC-V: Add Zvkg ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-3-christoph.muellner@vrull.eu/mbox/"},{"id":46612,"url":"https://patchwork.plctlab.org/api/1.2/patches/46612/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-4-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:29","name":"[RFC,v2,3/6] RISC-V: Add Zvknh[a,b] ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-4-christoph.muellner@vrull.eu/mbox/"},{"id":46611,"url":"https://patchwork.plctlab.org/api/1.2/patches/46611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-5-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:30","name":"[RFC,v2,4/6] RISC-V: Add Zvkns ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-5-christoph.muellner@vrull.eu/mbox/"},{"id":46610,"url":"https://patchwork.plctlab.org/api/1.2/patches/46610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-6-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:31","name":"[RFC,v2,5/6] RISC-V: Add Zvksed ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-6-christoph.muellner@vrull.eu/mbox/"},{"id":46613,"url":"https://patchwork.plctlab.org/api/1.2/patches/46613/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/","msgid":"<20230120195532.917113-7-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2023-01-20T19:55:32","name":"[RFC,v2,6/6] RISC-V: Add Zvksh ISA extension support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230120195532.917113-7-christoph.muellner@vrull.eu/mbox/"},{"id":46737,"url":"https://patchwork.plctlab.org/api/1.2/patches/46737/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/","msgid":"<20230121002935.1139281-1-philipp.tomsich@vrull.eu>","list_archive_url":null,"date":"2023-01-21T00:29:34","name":"[RFC,v1] RISC-V: Support Zicond extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230121002935.1139281-1-philipp.tomsich@vrull.eu/mbox/"},{"id":46985,"url":"https://patchwork.plctlab.org/api/1.2/patches/46985/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/","msgid":"<20230122180736.55917-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-22T18:07:36","name":"objdump: Fix relocations objdumping for specific symbol","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122180736.55917-1-och95@yandex.ru/mbox/"},{"id":47021,"url":"https://patchwork.plctlab.org/api/1.2/patches/47021/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/","msgid":"<20230122235733.4160-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-22T23:57:33","name":"ld: Set default subsystem for arm-pe to IMAGE_SUBSYSTEM_WINDOWS_GUI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230122235733.4160-1-mark@harmstone.com/mbox/"},{"id":47022,"url":"https://patchwork.plctlab.org/api/1.2/patches/47022/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/","msgid":"<20230123003231.3100-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T00:32:31","name":"Add support for secidx relocations to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123003231.3100-1-mark@harmstone.com/mbox/"},{"id":47041,"url":"https://patchwork.plctlab.org/api/1.2/patches/47041/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/","msgid":"<20230123045058.449255-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-23T04:50:58","name":"gprofng: PR29521 [docs] man pages are not in the release tarball","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123045058.449255-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":47453,"url":"https://patchwork.plctlab.org/api/1.2/patches/47453/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/","msgid":"<20230123230154.17957-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-23T23:01:54","name":"ld: Add pdb support to aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230123230154.17957-1-mark@harmstone.com/mbox/"},{"id":47706,"url":"https://patchwork.plctlab.org/api/1.2/patches/47706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/","msgid":"<20230124133641.258195-1-och95@yandex.ru>","list_archive_url":null,"date":"2023-01-24T13:36:41","name":"Fix emit-relocs for aarch64 gold","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124133641.258195-1-och95@yandex.ru/mbox/"},{"id":47709,"url":"https://patchwork.plctlab.org/api/1.2/patches/47709/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/","msgid":"<20230124134202.2452845-1-felix.willgerodt@intel.com>","list_archive_url":null,"date":"2023-01-24T13:42:02","name":"[1/1] bfd, gdb: fix missing \"Core was generated by\" when loading a x32 corefile.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230124134202.2452845-1-felix.willgerodt@intel.com/mbox/"},{"id":47742,"url":"https://patchwork.plctlab.org/api/1.2/patches/47742/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/","msgid":"<4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com>","list_archive_url":null,"date":"2023-01-24T15:24:32","name":"RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4e1ac6f6-8aa5-9605-0969-40f66549c181@suse.com/mbox/"},{"id":47994,"url":"https://patchwork.plctlab.org/api/1.2/patches/47994/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/","msgid":"<20230125012024.6317-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-25T01:20:24","name":"ld/testsuite: Add missing targets to PDB tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125012024.6317-1-mark@harmstone.com/mbox/"},{"id":48216,"url":"https://patchwork.plctlab.org/api/1.2/patches/48216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/","msgid":"<20230125170725.386430-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2023-01-25T17:07:25","name":"i386: Pass -Wl,--no-as-needed to compiler as needed","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230125170725.386430-1-hjl.tools@gmail.com/mbox/"},{"id":48437,"url":"https://patchwork.plctlab.org/api/1.2/patches/48437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/","msgid":"<20230126003820.28482-1-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:19","name":"[1/2] gas: Add CodeView constant for aarch64","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-1-mark@harmstone.com/mbox/"},{"id":48438,"url":"https://patchwork.plctlab.org/api/1.2/patches/48438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/","msgid":"<20230126003820.28482-2-mark@harmstone.com>","list_archive_url":null,"date":"2023-01-26T00:38:20","name":"[2/2] gas/testsuite: Add -gcodeview test for aarch64-w64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126003820.28482-2-mark@harmstone.com/mbox/"},{"id":48479,"url":"https://patchwork.plctlab.org/api/1.2/patches/48479/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/","msgid":"<20230126032613.2446180-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-01-26T03:26:13","name":"gprofng: PR30043 libgprofng.so.* are installed to a wrong location","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230126032613.2446180-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":48906,"url":"https://patchwork.plctlab.org/api/1.2/patches/48906/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:51:20","name":"segv in coff_aarch64_addr32nb_reloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L12EZ4fvTcwQj1@squeak.grove.modra.org/mbox/"},{"id":48909,"url":"https://patchwork.plctlab.org/api/1.2/patches/48909/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:23","name":"resolve gas shift expressions with large exponents to zero","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2F1zkVoK5AqSW@squeak.grove.modra.org/mbox/"},{"id":48911,"url":"https://patchwork.plctlab.org/api/1.2/patches/48911/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:52:59","name":"Sanity check dwarf5 form of .file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2O3TbmvhYyhsC@squeak.grove.modra.org/mbox/"},{"id":48914,"url":"https://patchwork.plctlab.org/api/1.2/patches/48914/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-26T21:53:29","name":"Free gas/dwarf2dbg.c dirs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9L2WRS5mIZy8y43@squeak.grove.modra.org/mbox/"},{"id":49109,"url":"https://patchwork.plctlab.org/api/1.2/patches/49109/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:00:46","name":"gas macro memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2nkjI4TDjK9+4@squeak.grove.modra.org/mbox/"},{"id":49110,"url":"https://patchwork.plctlab.org/api/1.2/patches/49110/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:17","name":"Call bfd_close_all_done in output_file_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N2vclgJwnt0fbW@squeak.grove.modra.org/mbox/"},{"id":49112,"url":"https://patchwork.plctlab.org/api/1.2/patches/49112/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:01:56","name":"Perform cleanup in bfd_close after errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N25JqhQsKIRAtn@squeak.grove.modra.org/mbox/"},{"id":49111,"url":"https://patchwork.plctlab.org/api/1.2/patches/49111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-27T07:02:34","name":"Call bfd_close_all_done in ld_cleanup","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9N3ClMTDGAq08yV@squeak.grove.modra.org/mbox/"},{"id":49193,"url":"https://patchwork.plctlab.org/api/1.2/patches/49193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/","msgid":"<46af6fa7-e2c2-f771-47e2-05124675b096@suse.com>","list_archive_url":null,"date":"2023-01-27T11:10:24","name":"x86-64: respect MOVABS when choosing alternative encodings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/46af6fa7-e2c2-f771-47e2-05124675b096@suse.com/mbox/"},{"id":49266,"url":"https://patchwork.plctlab.org/api/1.2/patches/49266/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/","msgid":"<3162e04b-3063-ab0c-3596-963132fd6233@suse.com>","list_archive_url":null,"date":"2023-01-27T11:35:04","name":"[1/3] x86: respect {nooptimize} for LEA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3162e04b-3063-ab0c-3596-963132fd6233@suse.com/mbox/"},{"id":49267,"url":"https://patchwork.plctlab.org/api/1.2/patches/49267/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T11:35:33","name":"[2/3] x86-64: respect {nooptimize} when building VEX prefix","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd4ad7a1-565d-12ea-c7e0-744d35d77aa6@suse.com/mbox/"},{"id":49268,"url":"https://patchwork.plctlab.org/api/1.2/patches/49268/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/","msgid":"<44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com>","list_archive_url":null,"date":"2023-01-27T11:36:02","name":"[3/3] x86: drop LOCK from XCHG when optimizing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/44b896ee-5b03-1ed6-bda2-8cffec382810@suse.com/mbox/"},{"id":49386,"url":"https://patchwork.plctlab.org/api/1.2/patches/49386/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-27T13:14:44","name":"RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/dc521fdd-1462-0a4e-6d8e-5fa3f35c82b5@suse.com/mbox/"},{"id":50004,"url":"https://patchwork.plctlab.org/api/1.2/patches/50004/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/","msgid":"<20230129153207.944175-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:32:06","name":"[1/2] ld: pru: Merge the bss input sections into data","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153207.944175-1-dimitar@dinux.eu/mbox/"},{"id":50008,"url":"https://patchwork.plctlab.org/api/1.2/patches/50008/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/","msgid":"<20230129153820.944711-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2023-01-29T15:38:20","name":"[2/2] ld: pru: Add optional section alignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230129153820.944711-1-dimitar@dinux.eu/mbox/"},{"id":50144,"url":"https://patchwork.plctlab.org/api/1.2/patches/50144/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T06:35:29","name":"[v2,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c72a27dfcb254b72e542f3a292b387b16add7ef7.1675060487.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50162,"url":"https://patchwork.plctlab.org/api/1.2/patches/50162/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/","msgid":"<3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-01-30T07:11:31","name":"[v3,1/1] RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3d42328e6f41cce145063883e5a9f513f4570840.1675062682.git.research_trasio@irq.a4lg.com/mbox/"},{"id":50300,"url":"https://patchwork.plctlab.org/api/1.2/patches/50300/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:07:20","name":"[v2] RISC-V: make C-extension JAL available again for (32-bit) assembly","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b61869e7-8fd3-2bec-da2b-046066edc3f3@suse.com/mbox/"},{"id":50324,"url":"https://patchwork.plctlab.org/api/1.2/patches/50324/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/","msgid":"","list_archive_url":null,"date":"2023-01-30T14:40:38","name":"[v2] RISC-V: don'\''t disassemble unrecognized insns as .byte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ef8afeef-b35f-348c-7d4c-bac8081e9952@suse.com/mbox/"},{"id":50325,"url":"https://patchwork.plctlab.org/api/1.2/patches/50325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/","msgid":"<95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com>","list_archive_url":null,"date":"2023-01-30T15:11:41","name":"gas/ppc: Additional tests for DFP instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/95d700d49f5cdd2239c44ec17dadd11652f7be93.1675091147.git.aburgess@redhat.com/mbox/"},{"id":50492,"url":"https://patchwork.plctlab.org/api/1.2/patches/50492/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/","msgid":"<20230130210642.7579-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:41","name":"[1/2] gas: RISC-V: Add a test for near->far branch conversion","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-1-palmer@rivosinc.com/mbox/"},{"id":50493,"url":"https://patchwork.plctlab.org/api/1.2/patches/50493/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/","msgid":"<20230130210642.7579-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2023-01-30T21:06:42","name":"[2/2] ld: RISC-V: Test R_RISCV_BRANCH truncation errors","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230130210642.7579-2-palmer@rivosinc.com/mbox/"},{"id":50594,"url":"https://patchwork.plctlab.org/api/1.2/patches/50594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:50:03","name":"testsuite XPASSes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9id+58ffnaAfImy@squeak.grove.modra.org/mbox/"},{"id":50595,"url":"https://patchwork.plctlab.org/api/1.2/patches/50595/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:51:33","name":"PR30060, ASAN error in bfd_cache_close","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9ieVWMZ5oxFqZJJ@squeak.grove.modra.org/mbox/"},{"id":50596,"url":"https://patchwork.plctlab.org/api/1.2/patches/50596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-01-31T04:52:16","name":"Silence ubsan warning about 1<<31","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9iegPmzz6ZQLXCO@squeak.grove.modra.org/mbox/"},{"id":50784,"url":"https://patchwork.plctlab.org/api/1.2/patches/50784/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/","msgid":"<20230131114257.4585-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-01-31T11:42:57","name":"[gas] Emit v2 .debug_line for -gdwarf-2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131114257.4585-1-tdevries@suse.de/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-01/mbox/"},{"id":16,"url":"https://patchwork.plctlab.org/api/1.2/bundles/16/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2023-02","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":51097,"url":"https://patchwork.plctlab.org/api/1.2/patches/51097/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:25","name":"[1/5] libsframe/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-2-indu.bhagat@oracle.com/mbox/"},{"id":51096,"url":"https://patchwork.plctlab.org/api/1.2/patches/51096/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:26","name":"[2/5] sframe: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-3-indu.bhagat@oracle.com/mbox/"},{"id":51099,"url":"https://patchwork.plctlab.org/api/1.2/patches/51099/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:27","name":"[3/5] gas: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-4-indu.bhagat@oracle.com/mbox/"},{"id":51098,"url":"https://patchwork.plctlab.org/api/1.2/patches/51098/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:28","name":"[4/5] bfd: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-5-indu.bhagat@oracle.com/mbox/"},{"id":51100,"url":"https://patchwork.plctlab.org/api/1.2/patches/51100/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/","msgid":"<20230131233429.3708328-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2023-01-31T23:34:29","name":"[5/5] ld/doc: use \"stack trace\" instead of \"unwind\" for SFrame","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230131233429.3708328-6-indu.bhagat@oracle.com/mbox/"},{"id":51183,"url":"https://patchwork.plctlab.org/api/1.2/patches/51183/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T06:36:54","name":"Recursion in as_info_where","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9oIhhJR9qaUEmFI@squeak.grove.modra.org/mbox/"},{"id":51254,"url":"https://patchwork.plctlab.org/api/1.2/patches/51254/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/","msgid":"<87lelhzpg3.fsf@redhat.com>","list_archive_url":null,"date":"2023-02-01T09:48:28","name":"Fix sanitization warning message building gas.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lelhzpg3.fsf@redhat.com/mbox/"},{"id":51529,"url":"https://patchwork.plctlab.org/api/1.2/patches/51529/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/","msgid":"","list_archive_url":null,"date":"2023-02-01T19:25:23","name":"[Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/patch-16852-tamar@arm.com/mbox/"},{"id":51590,"url":"https://patchwork.plctlab.org/api/1.2/patches/51590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:19","name":"gas obj_end","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrfysbgq2B456K@squeak.grove.modra.org/mbox/"},{"id":51591,"url":"https://patchwork.plctlab.org/api/1.2/patches/51591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-01T22:45:54","name":"obj-elf.h BYTES_IN_WORD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9rrosJRMXXJwzAo@squeak.grove.modra.org/mbox/"},{"id":51640,"url":"https://patchwork.plctlab.org/api/1.2/patches/51640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-02T03:09:51","name":"ld-elf/merge test update","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9spf1UfzfEL5hKO@squeak.grove.modra.org/mbox/"},{"id":51936,"url":"https://patchwork.plctlab.org/api/1.2/patches/51936/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/","msgid":"<20230202140811.20373-1-tdevries@suse.de>","list_archive_url":null,"date":"2023-02-02T14:08:11","name":"[pushed,gas] Update .loc syntax comment in dwarf2dbg.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230202140811.20373-1-tdevries@suse.de/mbox/"},{"id":52314,"url":"https://patchwork.plctlab.org/api/1.2/patches/52314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-03T05:40:53","name":"Add ECOFF Symbolic Header sanity checks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y9yeZbU4atFWrl5i@squeak.grove.modra.org/mbox/"},{"id":52352,"url":"https://patchwork.plctlab.org/api/1.2/patches/52352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/","msgid":"<06804163-be78-6130-b082-71661e50e876@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:13","name":"[1/3] x86: improve special casing of certain insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06804163-be78-6130-b082-71661e50e876@suse.com/mbox/"},{"id":52353,"url":"https://patchwork.plctlab.org/api/1.2/patches/52353/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/","msgid":"<645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com>","list_archive_url":null,"date":"2023-02-03T07:32:33","name":"[2/3] x86: simplify a few expressions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/645a01e0-8acf-f55d-1f5a-c9e8bbb1d10f@suse.com/mbox/"},{"id":52354,"url":"https://patchwork.plctlab.org/api/1.2/patches/52354/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/","msgid":"<8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com>","list_archive_url":null,"date":"2023-02-03T07:33:44","name":"[3/3] x86: move (and rename) opcodespace attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8aa94a23-664f-f3ed-fa90-2e0cfa963bd0@suse.com/mbox/"},{"id":52367,"url":"https://patchwork.plctlab.org/api/1.2/patches/52367/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/","msgid":"<573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com>","list_archive_url":null,"date":"2023-02-03T07:44:56","name":"[1/3] x86: limit use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/573dd630-a3ca-52c6-846a-d7d18a7e3d52@suse.com/mbox/"},{"id":52368,"url":"https://patchwork.plctlab.org/api/1.2/patches/52368/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/","msgid":"<03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com>","list_archive_url":null,"date":"2023-02-03T07:45:51","name":"[2/3] x86: drop use of XOP2SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/03deb7fa-cc01-a049-965e-4ee534aadc35@suse.com/mbox/"},{"id":52370,"url":"https://patchwork.plctlab.org/api/1.2/patches/52370/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/","msgid":"<1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com>","list_archive_url":null,"date":"2023-02-03T07:46:45","name":"[3/3] x86: drop use of VEX3SOURCES","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1364c0e8-5e91-4a92-c14c-072b2a1edf6d@suse.com/mbox/"},{"id":53113,"url":"https://patchwork.plctlab.org/api/1.2/patches/53113/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T09:36:58","name":"Resetting section vma after _bfd_dwarf2_find_nearest_line","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DKOkv+GiK5JKLG@squeak.grove.modra.org/mbox/"},{"id":53214,"url":"https://patchwork.plctlab.org/api/1.2/patches/53214/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:33:09","name":"Protect mips_hi16_list from fuzzed debug info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+DzhUGfFBaLPJiD@squeak.grove.modra.org/mbox/"},{"id":53216,"url":"https://patchwork.plctlab.org/api/1.2/patches/53216/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-06T12:36:15","name":"ppc32 and \"LOAD segment with RWX permissions\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+D0PyRzBoWRnzLq@squeak.grove.modra.org/mbox/"},{"id":53418,"url":"https://patchwork.plctlab.org/api/1.2/patches/53418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2023-02-06T16:37:29","name":"gprofng SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/BLAPR10MB52986899D13C84F0505C23CEABDA9@BLAPR10MB5298.namprd10.prod.outlook.com/mbox/"},{"id":53591,"url":"https://patchwork.plctlab.org/api/1.2/patches/53591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/","msgid":"<20230207015340.2021329-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2023-02-07T01:53:40","name":"gprofng: fix SIGSEGV when processing unusual dwarf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207015340.2021329-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":53606,"url":"https://patchwork.plctlab.org/api/1.2/patches/53606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/","msgid":"<20230207024424.4000862-1-yunqiang.su@cipunited.com>","list_archive_url":null,"date":"2023-02-07T02:44:24","name":"MIPS: allow link o32 objects with mach mips64r6 and mips32r6","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230207024424.4000862-1-yunqiang.su@cipunited.com/mbox/"},{"id":54238,"url":"https://patchwork.plctlab.org/api/1.2/patches/54238/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/","msgid":"<20230208071725.3668898-2-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:18","name":"[1/8] Remove H_CFLAGS from doc/local.mk","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-2-tom@tromey.com/mbox/"},{"id":54231,"url":"https://patchwork.plctlab.org/api/1.2/patches/54231/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/","msgid":"<20230208071725.3668898-3-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:19","name":"[2/8] Simplify @node use in BFD documentation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-3-tom@tromey.com/mbox/"},{"id":54222,"url":"https://patchwork.plctlab.org/api/1.2/patches/54222/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/","msgid":"<20230208071725.3668898-4-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:20","name":"[3/8] Add copyright headers to the .str files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-4-tom@tromey.com/mbox/"},{"id":54226,"url":"https://patchwork.plctlab.org/api/1.2/patches/54226/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/","msgid":"<20230208071725.3668898-5-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:21","name":"[4/8] Remove the paramstuff word","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-5-tom@tromey.com/mbox/"},{"id":54223,"url":"https://patchwork.plctlab.org/api/1.2/patches/54223/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/","msgid":"<20230208071725.3668898-6-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:22","name":"[5/8] Use intptr_t rather than long in chew","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-6-tom@tromey.com/mbox/"},{"id":54232,"url":"https://patchwork.plctlab.org/api/1.2/patches/54232/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/","msgid":"<20230208071725.3668898-7-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:23","name":"[6/8] Change internalmode to be an intrinsic variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-7-tom@tromey.com/mbox/"},{"id":54235,"url":"https://patchwork.plctlab.org/api/1.2/patches/54235/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/","msgid":"<20230208071725.3668898-8-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:24","name":"[7/8] Use @deftypefn in chew output","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-8-tom@tromey.com/mbox/"},{"id":54227,"url":"https://patchwork.plctlab.org/api/1.2/patches/54227/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/","msgid":"<20230208071725.3668898-9-tom@tromey.com>","list_archive_url":null,"date":"2023-02-08T07:17:25","name":"[8/8] Remove RETURNS from BFD chew comments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230208071725.3668898-9-tom@tromey.com/mbox/"},{"id":54632,"url":"https://patchwork.plctlab.org/api/1.2/patches/54632/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:12:16","name":"Internal error at gas/expr.c:1814","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsUGAY7LQw0zQu@squeak.grove.modra.org/mbox/"},{"id":54633,"url":"https://patchwork.plctlab.org/api/1.2/patches/54633/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:09","name":"Clear cached file size when bfd changed to BFD_IN_MEMORY","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsheSWZko4+7vV@squeak.grove.modra.org/mbox/"},{"id":54634,"url":"https://patchwork.plctlab.org/api/1.2/patches/54634/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:13:36","name":"Memory leak in bfd_init_section_compress_status","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QsoGbCT4Ei4rlW@squeak.grove.modra.org/mbox/"},{"id":54635,"url":"https://patchwork.plctlab.org/api/1.2/patches/54635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-08T23:14:23","name":"coff-sh.c keep_relocs, keep_contents and keep_syms","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+QszzU2zl+ApZy4@squeak.grove.modra.org/mbox/"},{"id":54823,"url":"https://patchwork.plctlab.org/api/1.2/patches/54823/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-09T09:41:53","name":"coff keep_relocs and keep_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+S/4ej6hbSlHWUj@squeak.grove.modra.org/mbox/"},{"id":55093,"url":"https://patchwork.plctlab.org/api/1.2/patches/55093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/","msgid":"<20230209205040.1286063-1-tromey@adacore.com>","list_archive_url":null,"date":"2023-02-09T20:50:40","name":"[pushed] Add full display feature to dwarf-mode.el","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20230209205040.1286063-1-tromey@adacore.com/mbox/"},{"id":55172,"url":"https://patchwork.plctlab.org/api/1.2/patches/55172/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T00:57:18","name":"objcopy of mach-o indirect symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+WWbsUP6DBus1sD@squeak.grove.modra.org/mbox/"},{"id":55284,"url":"https://patchwork.plctlab.org/api/1.2/patches/55284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T07:40:28","name":"Local label checks in integer_constant","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+X07Mh4TUJM0qoV@squeak.grove.modra.org/mbox/"},{"id":55314,"url":"https://patchwork.plctlab.org/api/1.2/patches/55314/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/","msgid":"<1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:05","name":"[1/2] x86: optimize BT{,C,R,S} $imm,%reg","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1d6f89f5-0e6e-6a8b-3a93-41dd26d09c0a@suse.com/mbox/"},{"id":55315,"url":"https://patchwork.plctlab.org/api/1.2/patches/55315/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/","msgid":"<58de4278-3b30-1e3b-f2da-551c47bca681@suse.com>","list_archive_url":null,"date":"2023-02-10T08:36:40","name":"[2/2] x86: restrict insn templates accepting negative 8-bit immediates","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58de4278-3b30-1e3b-f2da-551c47bca681@suse.com/mbox/"},{"id":55317,"url":"https://patchwork.plctlab.org/api/1.2/patches/55317/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:48:39","name":"[1/4] x86-64: LAR and LSL don'\''t need REX.W","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b0c44651-1f3f-46c6-09ff-c12bf6026bdc@suse.com/mbox/"},{"id":55318,"url":"https://patchwork.plctlab.org/api/1.2/patches/55318/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/","msgid":"<623497d9-1367-d446-1cce-f9b0fe177699@suse.com>","list_archive_url":null,"date":"2023-02-10T08:49:18","name":"[2/4] x86: have insns acting on segment selector values allow for consistent operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/623497d9-1367-d446-1cce-f9b0fe177699@suse.com/mbox/"},{"id":55319,"url":"https://patchwork.plctlab.org/api/1.2/patches/55319/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/","msgid":"<3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com>","list_archive_url":null,"date":"2023-02-10T08:50:25","name":"[3/4] x86-64: don'\''t permit LAHF/SAHF with \"generic64\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3ab09feb-290d-693d-b43f-237022f3f6aa@suse.com/mbox/"},{"id":55320,"url":"https://patchwork.plctlab.org/api/1.2/patches/55320/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/","msgid":"<67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com>","list_archive_url":null,"date":"2023-02-10T08:51:42","name":"[4/4] x86: MONITOR/MWAIT are not SSE3 insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/67715baf-b718-0d00-959a-fc4e70c0dff9@suse.com/mbox/"},{"id":55325,"url":"https://patchwork.plctlab.org/api/1.2/patches/55325/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/","msgid":"","list_archive_url":null,"date":"2023-02-10T08:53:47","name":"x86: allow to request ModR/M encoding","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d6e6f04a-d7d2-fffc-1672-89356d00888c@suse.com/mbox/"},{"id":55358,"url":"https://patchwork.plctlab.org/api/1.2/patches/55358/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2023-02-10T10:05:23","name":"Fix mmo memory leaks","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y+YW49ew8TrVHIVE@squeak.grove.modra.org/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/mbox/"}]' + bundle_id=16 + git-pw bundle add 16 55383 +------------+-------------------------------------------------------------------------------------------------------+ | Property | Value | |------------+-------------------------------------------------------------------------------------------------------| | ID | 16 | | Name | binutils-gdb_2023-02 | | URL | https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2023-02/ | | Owner | patchwork-bot | | Project | binutils-gdb | | Public | True | | Patches | 51097 [1/5] libsframe/doc: use "stack trace" instead of "unwind" for SFrame | | | 51096 [2/5] sframe: use "stack trace" instead of "unwind" for SFrame | | | 51099 [3/5] gas: use "stack trace" instead of "unwind" for SFrame | | | 51098 [4/5] bfd: use "stack trace" instead of "unwind" for SFrame | | | 51100 [5/5] ld/doc: use "stack trace" instead of "unwind" for SFrame | | | 51183 Recursion in as_info_where | | | 51254 Fix sanitization warning message building gas. | | | 51529 [Binutils] AArch64 gas: relax ordering constriants on enabling and disabling feature extensions | | | 51590 gas obj_end | | | 51591 obj-elf.h BYTES_IN_WORD | | | 51640 ld-elf/merge test update | | | 51936 [pushed,gas] Update .loc syntax comment in dwarf2dbg.c | | | 52314 Add ECOFF Symbolic Header sanity checks | | | 52352 [1/3] x86: improve special casing of certain insns | | | 52353 [2/3] x86: simplify a few expressions | | | 52354 [3/3] x86: move (and rename) opcodespace attribute | | | 52367 [1/3] x86: limit use of XOP2SOURCES | | | 52368 [2/3] x86: drop use of XOP2SOURCES | | | 52370 [3/3] x86: drop use of VEX3SOURCES | | | 53113 Resetting section vma after _bfd_dwarf2_find_nearest_line | | | 53214 Protect mips_hi16_list from fuzzed debug info | | | 53216 ppc32 and "LOAD segment with RWX permissions" | | | 53418 gprofng SIGSEGV when processing unusual dwarf | | | 53591 gprofng: fix SIGSEGV when processing unusual dwarf | | | 53606 MIPS: allow link o32 objects with mach mips64r6 and mips32r6 | | | 54238 [1/8] Remove H_CFLAGS from doc/local.mk | | | 54231 [2/8] Simplify @node use in BFD documentation | | | 54222 [3/8] Add copyright headers to the .str files | | | 54226 [4/8] Remove the paramstuff word | | | 54223 [5/8] Use intptr_t rather than long in chew | | | 54232 [6/8] Change internalmode to be an intrinsic variable | | | 54235 [7/8] Use @deftypefn in chew output | | | 54227 [8/8] Remove RETURNS from BFD chew comments | | | 54632 Internal error at gas/expr.c:1814 | | | 54633 Clear cached file size when bfd changed to BFD_IN_MEMORY | | | 54634 Memory leak in bfd_init_section_compress_status | | | 54635 coff-sh.c keep_relocs, keep_contents and keep_syms | | | 54823 coff keep_relocs and keep_contents | | | 55093 [pushed] Add full display feature to dwarf-mode.el | | | 55172 objcopy of mach-o indirect symbols | | | 55284 Local label checks in integer_constant | | | 55314 [1/2] x86: optimize BT{,C,R,S} $imm,%reg | | | 55315 [2/2] x86: restrict insn templates accepting negative 8-bit immediates | | | 55317 [1/4] x86-64: LAR and LSL don't need REX.W | | | 55318 [2/4] x86: have insns acting on segment selector values allow for consistent operands | | | 55319 [3/4] x86-64: don't permit LAHF/SAHF with "generic64" | | | 55320 [4/4] x86: MONITOR/MWAIT are not SSE3 insns | | | 55325 x86: allow to request ModR/M encoding | | | 55358 Fix mmo memory leaks | | | 55383 RISC-V: Reduce effective linker relaxation passses | +------------+-------------------------------------------------------------------------------------------------------+ + git config pull.rebase false + git fetch origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD + git checkout master Switched to a new branch 'master' branch 'master' set up to track 'origin/master'. + git pull origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD Already up to date. + git fetch origin upstream-master From github.com:plctlab/patchwork-binutils-gdb * branch upstream-master -> FETCH_HEAD + git checkout upstream-master Switched to a new branch 'upstream-master' branch 'upstream-master' set up to track 'origin/upstream-master'. + git remote add upstream https://sourceware.org/git/binutils-gdb.git + git pull upstream master From https://sourceware.org/git/binutils-gdb * branch master -> FETCH_HEAD * [new branch] master -> upstream/master Updating 80aa6647..779b2502 Fast-forward bfd/elfnn-riscv.c | 6 +++--- ld/emultempl/riscvelf.em | 2 +- 2 files changed, 4 insertions(+), 4 deletions(-) + git push -u origin upstream-master To github.com:plctlab/patchwork-binutils-gdb.git 80aa6647..779b2502 upstream-master -> upstream-master branch 'upstream-master' set up to track 'origin/upstream-master'. + git checkout master Switched to branch 'master' Your branch is up to date with 'origin/master'. + git merge upstream-master Updating 80aa6647..779b2502 Fast-forward bfd/elfnn-riscv.c | 6 +++--- ld/emultempl/riscvelf.em | 2 +- 2 files changed, 4 insertions(+), 4 deletions(-) + git push -u origin master To github.com:plctlab/patchwork-binutils-gdb.git 80aa6647..779b2502 master -> master branch 'master' set up to track 'origin/master'. + branchname=series22744-patch55383 ++ git branch -a ++ grep 'series22744-patch55383$' + checkbranch= + checkbranchresult=null + '[' null = series22744-patch55383 ']' + git checkout -b series22744-patch55383 Switched to a new branch 'series22744-patch55383' ++ curl https://patchwork.plctlab.org/api/1.2/series/22744/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 1523 100 1523 0 0 42305 0 --:--:-- --:--:-- --:--:-- 42305 + series_response='{"id":22744,"url":"https://patchwork.plctlab.org/api/1.2/series/22744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=22744","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"RISC-V: Reduce effective linker relaxation passses","date":"2023-02-10T10:37:22","submitter":{"id":201,"url":"https://patchwork.plctlab.org/api/1.2/people/201/","name":"Tsukasa OI","email":"research_trasio@irq.a4lg.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/22744/mbox/","cover_letter":null,"patches":[{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"}]}' ++ echo '{"id":22744,"url":"https://patchwork.plctlab.org/api/1.2/series/22744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=22744","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"RISC-V: Reduce effective linker relaxation passses","date":"2023-02-10T10:37:22","submitter":{"id":201,"url":"https://patchwork.plctlab.org/api/1.2/people/201/","name":"Tsukasa OI","email":"research_trasio@irq.a4lg.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/22744/mbox/","cover_letter":null,"patches":[{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"}]}' ++ jq '.patches[] | (.id|tostring) + "," + .mbox' + patchid_patchurl='"55383,https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"' + echo '"55383,https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"55383' ++ sed 's/"//g' + series_patch_id=55383 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++ git rev-parse HEAD + commitid_before=779b2502783107368c03421597b095c648f47a3a + eval '+++ declare -p bout bret declare -- bout="Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied." declare -- bret="0" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 8272 100 8272 0 0 113k 0 --:--:-- --:--:-- --:--:-- 113k +++ bout='\''\'\'''\''Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\''\'\'''\'' +++ bret=0'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 8272 100 8272 0 0 113k 0 --:--:-- --:--:-- --:--:-- 113k +++ bout='\''Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0"' ++ +++ declare -p bout bret /tmp/jenkins11702410514580032726.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied.' ++ declare -- bret=0 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 8272 100 8272 0 0 113k 0 --:--:-- --:--:-- --:--:-- 113k +++ bout='\''Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0' /tmp/jenkins11702410514580032726.sh: line 145: ++: command not found ++ ++ declare -p berr /tmp/jenkins11702410514580032726.sh: line 146: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 8272 100 8272 0 0 113k 0 --:--:-- --:--:-- --:--:-- 113k +++ bout='\''Applying: RISC-V: Reduce effective linker relaxation passses Using index info to reconstruct a base tree... M bfd/elfnn-riscv.c M ld/emultempl/riscvelf.em Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0' ++ git rev-parse HEAD + commitid_after=779b2502783107368c03421597b095c648f47a3a + '[' 0 = 0 ']' + '[' 779b2502783107368c03421597b095c648f47a3a = 779b2502783107368c03421597b095c648f47a3a ']' + submit_check warning 'Repeat Merge' https://patchwork.plctlab.org/jenkins/job/binutils-gdb/966/consoleText 'Git am fail log' + check_state=warning + patch_state='Repeat Merge' + repo_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/966/consoleText + DESCRIPTION='Git am fail log' + curl -X POST -H 'Authorization: Token [*******]' -F state=warning -F target_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/966/consoleText -F context=binutils-gdb-check -F 'description=Git am fail log' https://patchwork.plctlab.org/api/patches/55383/checks/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 975 100 430 100 545 11621 14729 --:--:-- --:--:-- --:--:-- 26351 {"id":5022,"url":"https://patchwork.plctlab.org/api/patches/55383/checks/5022/","user":{"id":1,"url":"https://patchwork.plctlab.org/api/users/1/","username":"snail","first_name":"","last_name":"","email":"wangliu@iscas.ac.cn"},"date":"2023-02-10T11:15:45.929525","state":"warning","target_url":"https://patchwork.plctlab.org/jenkins/job/binutils-gdb/966/consoleText","context":"binutils-gdb-check","description":"Git am fail log"}+ curl -X PATCH -H 'Authorization: Token [*******]' -F 'state=Repeat Merge' https://patchwork.plctlab.org/api/1.2/patches/55383/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0{"id":55383,"url":"https://patchwork.plctlab.org/api/1.2/patches/55383/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"<26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","commit_ref":null,"pull_url":null,"state":"repeat-merge","archived":false,"hash":"4d18065d45487d1eebce731f7ad5997e46fc1446","submitter":{"id":201,"url":"https://patchwork.plctlab.org/api/1.2/people/201/","name":"Tsukasa OI","email":"research_trasio@irq.a4lg.com"},"delegate":null,"mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com/mbox/","series":[{"id":22744,"url":"https://patchwork.plctlab.org/api/1.2/series/22744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=22744","date":"2023-02-10T10:37:22","name":"RISC-V: Reduce effective linker relaxation passses","version":1,"mbox":"https://patchwork.plctlab.org/series/22744/mbox/"}],"comments":"https://patchwork.plctlab.org/api/patches/55383/comments/","check":"warning","checks":"https://patchwork.plctlab.org/api/patches/55383/checks/","tags":{},"headers":{"Return-Path":"","Delivered-To":["ouuuleilei@gmail.com","binutils@sourceware.org"],"Received":["by 2002:adf:eb09:0:0:0:0:0 with SMTP id s9csp876467wrn;\n Fri, 10 Feb 2023 02:37:44 -0800 (PST)","from sourceware.org (ip-8-43-85-97.sourceware.org. [8.43.85.97])\n by mx.google.com with ESMTPS id\n ca2-20020aa7cd62000000b004aaa653a74asi5484731edb.596.2023.02.10.02.37.44\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Fri, 10 Feb 2023 02:37:44 -0800 (PST)","from server2.sourceware.org (localhost [IPv6:::1])\n\tby sourceware.org (Postfix) with ESMTP id E0DBF385B508\n\tfor ; Fri, 10 Feb 2023 10:37:43 +0000 (GMT)","from mail-sender-0.a4lg.com (mail-sender-0.a4lg.com\n [IPv6:2401:2500:203:30b:4000:6bfe:4757:0])\n by sourceware.org (Postfix) with ESMTPS id 92C3B385B512\n for ; Fri, 10 Feb 2023 10:37:32 +0000 (GMT)","from [127.0.0.1] (localhost [127.0.0.1])\n by mail-sender-0.a4lg.com (Postfix) with ESMTPSA id 764FC300089;\n Fri, 10 Feb 2023 10:37:29 +0000 (UTC)"],"X-Google-Smtp-Source":"\n AK7set+MTYiqZElZr0yATyFrySpcD1JHQiUCZXoF/lzBl4IFnHkcGPKwaEeClchGEr1usyFhzGUZ","X-Received":"by 2002:a17:906:ce3b:b0:88a:cbd1:e657 with SMTP id\n sd27-20020a170906ce3b00b0088acbd1e657mr14478500ejb.5.1676025464832;\n Fri, 10 Feb 2023 02:37:44 -0800 (PST)","ARC-Seal":"i=1; a=rsa-sha256; t=1676025464; cv=none;\n d=google.com; s=arc-20160816;\n b=KW3T7lmHhW1o0ZGvzc3697cL+EQxbTF/AvoyULxxDht9ll7PqFirFNd6kI28ZHt7KM\n GqHbl98MZn4LBYlWpJGM+8tAYhYB1TaJXbHM47TgxWbm1+1S/jrHE8aBRLCo+92S7pLu\n llaych2ByKsCPHdSz8i/Nzv17sTcw+rWlUpv40p8AfDj8F66UewEPI08F0jgwNzXQ2AP\n rIggWcW++ynM1WG0TnfkZ524kEzwaB2OdDS2UZTdAkDwv8BeeTMowQulHSV8yDobqYsu\n bNpk30ebk57+foTe7T301uU6roA0HaMEn1gqB4fFEqV96XglbOmmdZGzan/X5goySF8k\n /RBQ==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n s=arc-20160816;\n h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post\n :list-archive:list-unsubscribe:list-id:precedence\n :content-transfer-encoding:mime-version:message-id:date:subject:cc\n :to:dmarc-filter:delivered-to:dkim-signature:dkim-filter;\n bh=cXm7u/03ZtHJu0j4NUaTmV0lGp7DctDXvkbz6XsrSHc=;\n b=qw4rzZysUsLCxLN7VwSN1zBIavN8Wjwmj3atHnNF7w3qqQhkqurqwL8gsV4Jg//w6q\n fOAQkH4GBPVxMZjcbTSIATreE+fvtuymOZy/86TntAkF7L4gkDaHQZdNn5ltyqTgM78W\n 2REdmUnkeH127j/iA94xcgy+mFJGk63ND5+h7zSQQAqIiwGZKlNS+DHmBdXsBcASOtIo\n zMhPXVysUsO8/XCwW0g3sG4BVqDDy5vMwG5HxcvNUnPZdcRIJQif/PGWxCuFNEx5OVcV\n Xfxqora3XY/zI0s+URXR9i7f1HjDfWoUr00t50WPhWVxtZ0VMQN+xXOaUXtpqN8hWpRp\n iHzw==","ARC-Authentication-Results":"i=1; mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=uI6mRjs3;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","Received-SPF":"pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender) client-ip=8.43.85.97;","Authentication-Results":"mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=uI6mRjs3;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates 8.43.85.97 as\n permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","DKIM-Filter":"OpenDKIM Filter v2.11.0 sourceware.org E0DBF385B508","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org;\n\ts=default; t=1676025463;\n\tbh=cXm7u/03ZtHJu0j4NUaTmV0lGp7DctDXvkbz6XsrSHc=;\n\th=To:Cc:Subject:Date:List-Id:List-Unsubscribe:List-Archive:\n\t List-Post:List-Help:List-Subscribe:From:Reply-To:From;\n\tb=uI6mRjs3xdJyXCWVtTVWZCYH7bJ8WfQIYCqe/F5UjSQXgvOknyc5hbvXt8so4Xiqy\n\t M9y8k7cMmoL2mCqbP4M5K3Jcn+ak4i1yl7DvOLK8fAfeNkaaIG0zT3cBuWWYZDN2ig\n\t EjtDYFjWNUw9cfGnyFckXPX4XQVFmDBdSMpyBRZk=","X-Original-To":"binutils@sourceware.org","DMARC-Filter":"OpenDMARC Filter v1.4.2 sourceware.org 92C3B385B512","To":"Nelson Chu , Kito Cheng ,\n Palmer Dabbelt , Jim Wilson ","Cc":"Tsukasa OI ,\n\tbinutils@sourceware.org","Subject":"[PATCH] RISC-V: Reduce effective linker relaxation passses","Date":"Fri, 10 Feb 2023 10:37:22 +0000","Message-Id":"\n <26a512cf3d23fca9a71d4328d554f640d080e8a8.1676025351.git.research_trasio@irq.a4lg.com>","Mime-Version":"1.0","Content-Transfer-Encoding":"8bit","X-Spam-Status":"No, score=-12.1 required=5.0 tests=BAYES_00, DKIM_SIGNED,\n DKIM_VALID, DKIM_VALID_AU, GIT_PATCH_0, SPF_HELO_NONE, SPF_PASS,\n TXREP autolearn=ham autolearn_force=no version=3.4.6","X-Spam-Checker-Version":"SpamAssassin 3.4.6 (2021-04-09) on\n server2.sourceware.org","X-BeenThere":"binutils@sourceware.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"Binutils mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","From":"Tsukasa OI via Binutils ","Reply-To":"Tsukasa OI ","Errors-To":"binutils-bounces+ouuuleilei=gmail.com@sourceware.org","Sender":"\"Binutils\" ","X-getmail-retrieved-from-mailbox":"=?utf-8?q?INBOX?=","X-GMAIL-THRID":"=?utf-8?q?1757440077418545689?=","X-GMAIL-MSGID":"=?utf-8?q?1757440077418545689?="},"content":"From: Tsukasa OI \n\nCommit 43025f01a0c9 (\"RISC-V: Improve link time complexity.\") reduced the\ntime complexity of the linker relaxation but some code portion 100 10194 100 10042 100 152 217k 3377 --:--:-- --:--:-- --:--:-- 221k s did not\nreflect this change.\n\nThis commit fixes a comment describing each relaxation pass and reduces\nactual number of passes for the RISC-V linker relaxation from 3 to 2.\nThough it does not change the functionality, it marginally improves the\nperformance while linking large programs (with many relocations).\n\nbfd/ChangeLog:\n\n\t* elfnn-riscv.c (_bfd_riscv_relax_section): Fix a comment to\n\treflect current roles of each relaxation pass.\n\nld/ChangeLog:\n\n\t* emultempl/riscvelf.em: Reduce the number of linker relaxation\n\tfrom 3 to 2.\n---\n bfd/elfnn-riscv.c | 6 +++---\n ld/emultempl/riscvelf.em | 2 +-\n 2 files changed, 4 insertions(+), 4 deletions(-)\n\n\nbase-commit: fe8cdc8ec145a166414fc375cf2cb65d9a8085a1","diff":"diff --git a/bfd/elfnn-riscv.c b/bfd/elfnn-riscv.c\nindex 4a5da7df3fe9..c2604de0050d 100644\n--- a/bfd/elfnn-riscv.c\n+++ b/bfd/elfnn-riscv.c\n@@ -4754,9 +4754,9 @@ bfd_elfNN_riscv_set_data_segment_info (struct bfd_link_info *info,\n \n /* Relax a section.\n \n- Pass 0: Shortens code sequences for LUI/CALL/TPREL/PCREL relocs.\n- Pass 1: Deletes the bytes that PCREL relaxation in pass 0 made obsolete.\n- Pass 2: Which cannot be disabled, handles code alignment directives. */\n+ Pass 0: Shortens code sequences for LUI/CALL/TPREL/PCREL relocs and\n+\t deletes the obsolete bytes.\n+ Pass 1: Which cannot be disabled, handles code alignment directives. */\n \n static bool\n _bfd_riscv_relax_section (bfd *abfd, asection *sec,\ndiff --git a/ld/emultempl/riscvelf.em b/ld/emultempl/riscvelf.em\nindex b7435d6fb620..b12d15065c4d 100644\n--- a/ld/emultempl/riscvelf.em\n+++ b/ld/emultempl/riscvelf.em\n@@ -42,7 +42,7 @@ riscv_elf_before_allocation (void)\n \tENABLE_RELAXATION;\n }\n \n- link_info.relax_pass = 3;\n+ link_info.relax_pass = 2;\n }\n \n static void\n","prefixes":[]}+ exit 1 Build step 'Execute shell' marked build as failure Finished: FAILURE