Started by user snail Running as SYSTEM [EnvInject] - Loading node environment variables. Building remotely on docker-jenkins-agent in workspace /home/jenkins/agent/workspace/binutils-gdb [WS-CLEANUP] Deleting project workspace... [WS-CLEANUP] Deferred wipeout is used... [WS-CLEANUP] Done The recommended git tool is: NONE using credential 0adb5fc7-caa2-429d-97d2-c7fa2fa1d884 Cloning the remote Git repository Using shallow clone with depth 1 Avoid fetching tags Cloning repository git@github.com:plctlab/patchwork-binutils-gdb.git > git init /home/jenkins/agent/workspace/binutils-gdb # timeout=10 Fetching upstream changes from git@github.com:plctlab/patchwork-binutils-gdb.git > git --version # timeout=10 > git --version # 'git version 2.37.2' using GIT_SSH to set credentials patchwork github wangliu-iscas git ssh key Verifying host key using known hosts file, will automatically accept unseen keys > git fetch --no-tags --force --progress --depth=1 -- git@github.com:plctlab/patchwork-binutils-gdb.git +refs/heads/*:refs/remotes/origin/* # timeout=10 > git config remote.origin.url git@github.com:plctlab/patchwork-binutils-gdb.git # timeout=10 > git config --add remote.origin.fetch +refs/heads/*:refs/remotes/origin/* # timeout=10 Avoid second fetch > git rev-parse refs/remotes/origin/master^{commit} # timeout=10 Checking out Revision 4f4a46ba7c5f7e18218a4fcda5a38ee7dc819202 (refs/remotes/origin/master) > git config core.sparsecheckout # timeout=10 > git checkout -f 4f4a46ba7c5f7e18218a4fcda5a38ee7dc819202 # timeout=10 Commit message: "aarch64, testsuite: Fixed recently added cssc.d" > git rev-list --no-walk 8148339a741b37df6df3c4b3c4a7b9e812a79be7 # timeout=10 First time build. Skipping changelog. [EnvInject] - Mask passwords that will be passed as build parameters. [EnvInject] - Executing scripts and injecting environment variables after the SCM step. [EnvInject] - Injecting as environment variables the properties content GITHUB_REPO=https://github.com/plctlab/patchwork-binutils-gdb PATCHWORK_URL=https://patchwork.plctlab.org [EnvInject] - Variables injected successfully. [binutils-gdb] $ /usr/bin/env bash /tmp/jenkins6065037898698829280.sh + git config pw.server https://patchwork.plctlab.org/api/1.2/ + git config pw.project binutils-gdb + git config pw.token [*******] ++ date +%Y-%m + now_date=2022-11 ++ date +%Y + now_date_year=2022 + bundle_name=binutils-gdb_2022-11 ++ curl -s -H 'Authorization: Token [*******]' 'https://patchwork.plctlab.org/api/1.2/bundles/?project=binutils-gdb&per_page=999' + bundle_response='[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"}]' ++ jq -rc '.[].name' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"}]' + bundle_name_list='binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11' + [[ binutils-gdb_2022-10 binutils-gdb_2022-09 binutils-gdb_2022-11 =~ 2022-11 ]] ++ jq -rc --arg bundle_name binutils-gdb_2022-11 '.[] | select(.name==$bundle_name) | (.id|tostring)' ++ echo '[{"id":6,"url":"https://patchwork.plctlab.org/api/1.2/bundles/6/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-10","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"},{"id":1619,"url":"https://patchwork.plctlab.org/api/1.2/patches/1619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/","msgid":"<20221001014451.532772-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T01:44:51","name":"gold, dwp: support zstd compressed input debug sections [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001014451.532772-1-maskray@google.com/mbox/"},{"id":1620,"url":"https://patchwork.plctlab.org/api/1.2/patches/1620/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/","msgid":"<20221001023846.590825-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T02:38:46","name":"gold: add --compress-debug-sections=zstd [PR 29641]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001023846.590825-1-maskray@google.com/mbox/"},{"id":1623,"url":"https://patchwork.plctlab.org/api/1.2/patches/1623/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-01T04:45:52","name":"[RFC,1/1] RISC-V: Implement common register pair framework","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b4477c7f666bdeb7f8e998633c7b0cb62310b9ef.1664599545.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1625,"url":"https://patchwork.plctlab.org/api/1.2/patches/1625/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/","msgid":"<53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:27:31","name":"[RFC,1/1] RISC-V: Implement extension variants","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/53a265a1f14d17a6f7b106082f610994c5d546e0.1664602025.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1626,"url":"https://patchwork.plctlab.org/api/1.2/patches/1626/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/","msgid":"<8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-01T05:39:26","name":"[1/1] RISC-V: Move supervisor instructions after all unprivileged ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8db04962aba9c780f133840a8934353a58f223fe.1664602716.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1627,"url":"https://patchwork.plctlab.org/api/1.2/patches/1627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/","msgid":"<20221001062057.681440-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-01T06:20:57","name":"readelf: support zstd compressed debug sections [PR 29640]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221001062057.681440-1-maskray@google.com/mbox/"},{"id":1631,"url":"https://patchwork.plctlab.org/api/1.2/patches/1631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/","msgid":"<619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-02T10:47:52","name":"[PATCHv2,2/2] opcodes/arm: add disassembler styling for arm","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/619f112539c0bdecd58e25664f1250a3479a37f5.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1635,"url":"https://patchwork.plctlab.org/api/1.2/patches/1635/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/","msgid":"<20221002185433.gl7dvytfh5wthifx@lug-owl.de>","list_archive_url":null,"date":"2022-10-02T18:54:33","name":"diagnostics.h: GCC 13 got -Wself-move, breaks GDB build","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221002185433.gl7dvytfh5wthifx@lug-owl.de/mbox/"},{"id":1637,"url":"https://patchwork.plctlab.org/api/1.2/patches/1637/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/","msgid":"<20221003014313.28766-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:12","name":"[1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-1-mark@harmstone.com/mbox/"},{"id":1638,"url":"https://patchwork.plctlab.org/api/1.2/patches/1638/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/","msgid":"<20221003014313.28766-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-03T01:43:13","name":"[2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003014313.28766-2-mark@harmstone.com/mbox/"},{"id":1640,"url":"https://patchwork.plctlab.org/api/1.2/patches/1640/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/","msgid":"<597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz>","list_archive_url":null,"date":"2022-10-03T07:50:38","name":"[1/2] refactor usage of compressed_debug_section_type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/597ed978-d121-220c-b56b-2ffb94bd091c@suse.cz/mbox/"},{"id":1641,"url":"https://patchwork.plctlab.org/api/1.2/patches/1641/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-03T07:50:44","name":"[2/2] add --enable-default-compressed-debug-sections-algorithm configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b8acdd83-f33a-74b8-e21a-23719a0b1a60@suse.cz/mbox/"},{"id":1642,"url":"https://patchwork.plctlab.org/api/1.2/patches/1642/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/","msgid":"<20221003101328.1790113-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-10-03T10:13:28","name":"opcodes/riscv: style csr names as registers","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003101328.1790113-1-aburgess@redhat.com/mbox/"},{"id":1643,"url":"https://patchwork.plctlab.org/api/1.2/patches/1643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:43:59","name":"[v3,1/6] RISC-V: Fix immediates to have \"immediate\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ba14fc4472ce97d4f7a4433cad8a571e89f82f4.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1644,"url":"https://patchwork.plctlab.org/api/1.2/patches/1644/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:00","name":"[v3,2/6] RISC-V: Fix printf argument types corresponding %x","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a498bec37c1fd1dcda57cbf95e5f8cfba09b31d3.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1647,"url":"https://patchwork.plctlab.org/api/1.2/patches/1647/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:01","name":"[v3,3/6] RISC-V: Optimize riscv_disassemble_data printf","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0002ea716713ace4998a33dde0b81f4f890d10bf.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1646,"url":"https://patchwork.plctlab.org/api/1.2/patches/1646/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T10:44:02","name":"[v3,4/6] RISC-V: Print comma and tabs as the \"text\" style","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c65fc3e9aa58965d6768a28c9fd7467fea9897a5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1648,"url":"https://patchwork.plctlab.org/api/1.2/patches/1648/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:03","name":"[v3,5/6] RISC-V: Fix T-Head immediate types on printing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5abe1d8a7694417b990e11d8f6cd6789573872e5.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1649,"url":"https://patchwork.plctlab.org/api/1.2/patches/1649/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/","msgid":"<0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-03T10:44:04","name":"[v3,6/6] RISC-V: Print XTheadMemPair literal as \"immediate\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0b68af932117258c908db62cf87c3a15d3cdec41.1664793840.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1656,"url":"https://patchwork.plctlab.org/api/1.2/patches/1656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/","msgid":"<87lepxcd6x.fsf@redhat.com>","list_archive_url":null,"date":"2022-10-03T12:19:02","name":"Commit: readelf: Do not load section data from offset 0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/87lepxcd6x.fsf@redhat.com/mbox/"},{"id":1659,"url":"https://patchwork.plctlab.org/api/1.2/patches/1659/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-10-03T16:37:36","name":"[PATCHv2,1/2] opcodes/arm: use '\''@'\'' consistently for the comment character","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e0d369d419da9c0441f415da7f54352aead8f655.1664707612.git.aburgess@redhat.com/mbox/"},{"id":1660,"url":"https://patchwork.plctlab.org/api/1.2/patches/1660/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/","msgid":"<20221003165848.11142-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-03T16:58:48","name":"gas: NEWS: Mention the T-Head extensions that were recently added","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221003165848.11142-1-palmer@rivosinc.com/mbox/"},{"id":1671,"url":"https://patchwork.plctlab.org/api/1.2/patches/1671/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-04T08:13:36","name":"Support objcopy changing compression to or from zstd","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/YzvrMEdkXjIn5Lfz@squeak.grove.modra.org/mbox/"},{"id":1673,"url":"https://patchwork.plctlab.org/api/1.2/patches/1673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:07","name":"[1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0bc857d306bb7c8130e5328dbe6b9ed2fed3ef87.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1672,"url":"https://patchwork.plctlab.org/api/1.2/patches/1672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/","msgid":"<89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T08:59:08","name":"[2/2] gdb/riscv: Fix buffer overflow on riscv_insn::fetch_instruction","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/89612fe01d902007bf84a7dfb0df5f85d5c166e4.1664873933.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1676,"url":"https://patchwork.plctlab.org/api/1.2/patches/1676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T09:45:49","name":"[v2,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fc849c94f4adcac1c4ccc5508c7a145a2f13b2a9.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1677,"url":"https://patchwork.plctlab.org/api/1.2/patches/1677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/","msgid":"<4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T09:45:50","name":"[v2,2/2] gdb/riscv: Partial support for instructions up to 176-bits","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4eb6e59ae2e790dbbf2bc92477edd281648d8814.1664876744.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1678,"url":"https://patchwork.plctlab.org/api/1.2/patches/1678/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T11:25:56","name":"[v3,1/2] RISC-V: Fix buffer overflow on print_insn_riscv","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebf16f9e1f45115d0793952ccb4a94d4233303f9.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1679,"url":"https://patchwork.plctlab.org/api/1.2/patches/1679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/","msgid":"<83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-04T11:25:57","name":"[v3,2/2] gdb/riscv: Partial support for instructions up to 176-bit","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/83464b09b8649525259c69c853dfa2c9575a204b.1664882725.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1681,"url":"https://patchwork.plctlab.org/api/1.2/patches/1681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T13:56:27","name":"RISC-V: Zicbo{m,p,z} adjustments to riscv_multi_subset_supports_ext()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ffa9c1d7-e8c2-a62b-ef3e-b565c0ffbe5b@suse.com/mbox/"},{"id":1690,"url":"https://patchwork.plctlab.org/api/1.2/patches/1690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/","msgid":"<20221004161720.1963953-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-04T16:17:20","name":"gprofng: fix build with --enable-pgo-build=lto","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221004161720.1963953-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1691,"url":"https://patchwork.plctlab.org/api/1.2/patches/1691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-04T16:22:05","name":"bfd: xtensa: fix __stop_SECTION literal drop,","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c0211bc9c57be6c79c6d878ce147f63b657f461d.camel@espressif.com/mbox/"},{"id":1702,"url":"https://patchwork.plctlab.org/api/1.2/patches/1702/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/","msgid":"<5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr>","list_archive_url":null,"date":"2022-10-04T20:03:20","name":"[RFC] bfd: use bfd_vma for the 64-bit version of put[lb] and get[lb]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5f482299-6c60-b2b3-9abe-f4a55a5a26c5@univ-grenoble-alpes.fr/mbox/"},{"id":1711,"url":"https://patchwork.plctlab.org/api/1.2/patches/1711/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-05T04:23:15","name":"PR29647, objdump -S looping","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz0Gsxdxe0TePbJT@squeak.grove.modra.org/mbox/"},{"id":1712,"url":"https://patchwork.plctlab.org/api/1.2/patches/1712/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/","msgid":"<02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com>","list_archive_url":null,"date":"2022-10-05T07:20:47","name":"[v3,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/02d747d2-f57b-0fb5-b893-842b6cc41f2f@suse.com/mbox/"},{"id":1713,"url":"https://patchwork.plctlab.org/api/1.2/patches/1713/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/","msgid":"<925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com>","list_archive_url":null,"date":"2022-10-05T07:22:19","name":"[v3,2/7] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/925cb740-4e1b-abc4-8526-aaab6faae5e1@suse.com/mbox/"},{"id":1714,"url":"https://patchwork.plctlab.org/api/1.2/patches/1714/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:23:51","name":"[v3,3/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e16d3e78-39ca-f715-508f-a4104b8ab9a9@suse.com/mbox/"},{"id":1715,"url":"https://patchwork.plctlab.org/api/1.2/patches/1715/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:24:20","name":"[v3,4/7] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4e4b80b-794c-7485-1997-685adab8fb27@suse.com/mbox/"},{"id":1716,"url":"https://patchwork.plctlab.org/api/1.2/patches/1716/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/","msgid":"<540678fc-8bff-ec68-c97c-478d2631998c@suse.com>","list_archive_url":null,"date":"2022-10-05T07:24:55","name":"[v3,5/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/540678fc-8bff-ec68-c97c-478d2631998c@suse.com/mbox/"},{"id":1718,"url":"https://patchwork.plctlab.org/api/1.2/patches/1718/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:25","name":"[v3,6/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e4692495-7d3d-074d-14f9-364d4a9a998c@suse.com/mbox/"},{"id":1717,"url":"https://patchwork.plctlab.org/api/1.2/patches/1717/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-05T07:25:57","name":"[v3,7/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e8014ebd-d16b-17a7-9f34-3700fc164136@suse.com/mbox/"},{"id":1719,"url":"https://patchwork.plctlab.org/api/1.2/patches/1719/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/","msgid":"<1266f001-4511-2662-dba9-14b4d0317c57@suse.com>","list_archive_url":null,"date":"2022-10-05T07:40:50","name":"x86: drop \"regmask\" static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1266f001-4511-2662-dba9-14b4d0317c57@suse.com/mbox/"},{"id":1751,"url":"https://patchwork.plctlab.org/api/1.2/patches/1751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:15","name":"[v2,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/af45c5d57c221e43101c2aa38b14f4b4ac12d011.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1752,"url":"https://patchwork.plctlab.org/api/1.2/patches/1752/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T04:40:16","name":"[v2,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c6e55781245dd3e8e9b8debd6130fc5449dfbd55.1665031170.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1776,"url":"https://patchwork.plctlab.org/api/1.2/patches/1776/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:30","name":"[v3,1/2] RISC-V: Fallback for instructions longer than 64b","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d52952119e15357c0e823f8a2398999359588b4d.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1777,"url":"https://patchwork.plctlab.org/api/1.2/patches/1777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-06T09:56:31","name":"[v3,2/2] RISC-V: Improve \"bits undefined\" diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d907b1997f60ff7823c4a23e281ec9d8ddcbf3f1.1665050099.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1781,"url":"https://patchwork.plctlab.org/api/1.2/patches/1781/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/","msgid":"<20221006114628.304185-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-06T11:46:28","name":"RISC-V: fix linker message when relaxation deletes bytes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221006114628.304185-1-chigot@adacore.com/mbox/"},{"id":1801,"url":"https://patchwork.plctlab.org/api/1.2/patches/1801/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-07T03:09:59","name":"PR29653, objcopy/strip: fuzzed small input file induces large output file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Yz+Yhyg7UewC9/kp@squeak.grove.modra.org/mbox/"},{"id":1803,"url":"https://patchwork.plctlab.org/api/1.2/patches/1803/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/","msgid":"","list_archive_url":null,"date":"2022-10-07T04:10:07","name":"@CPP_FOR_BUILD@ problem since binutils-2.38","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/PH1P110MB16505D9D39EC5B1DE22FE3D5EC5F9@PH1P110MB1650.NAMP110.PROD.OUTLOOK.COM/mbox/"},{"id":1827,"url":"https://patchwork.plctlab.org/api/1.2/patches/1827/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/","msgid":"<8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:29:53","name":"[v2,1/1] RISC-V: Test DWARF register numbers for \"fp\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8e13bce108ac10a0c1dd911e23ec572926f7ae44.1665203374.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1828,"url":"https://patchwork.plctlab.org/api/1.2/patches/1828/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/","msgid":"<0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:31:15","name":"[1/1] RISC-V: Move standard hints before all instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0883001b3572e54d3fba264429c7ade2adb66610.1665203441.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1829,"url":"https://patchwork.plctlab.org/api/1.2/patches/1829/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/","msgid":"<58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:32:18","name":"[RFC,1/1] RISC-V: Imply '\''Zicsr'\'' from privileged extensions with CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58e16a241d7376fcae2515c6bd5a2b41d275eeba.1665203531.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1830,"url":"https://patchwork.plctlab.org/api/1.2/patches/1830/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:23","name":"[1/5] opcodes/riscv-dis.c: Tidying with comments/clarity","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cb5076fc96e8f2097779a3abcde843dcdd660031.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1832,"url":"https://patchwork.plctlab.org/api/1.2/patches/1832/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:24","name":"[2/5] opcodes/riscv-dis.c: Tidying with spacing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1f1aa0838bf9c4f10a45fcfe3c682f7efc79d9ae.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1831,"url":"https://patchwork.plctlab.org/api/1.2/patches/1831/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:25","name":"[3/5] opcodes/riscv-dis.c: Use bool type whenever possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/740bc5e2d2618d236519b39fedd1a1d7ae4e05da.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1833,"url":"https://patchwork.plctlab.org/api/1.2/patches/1833/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"<6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-08T04:34:26","name":"[4/5] opcodes/riscv-dis.c: Make XLEN variable static","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6e3a9c235e317f441b4383b3daa68f2051bdc149.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1834,"url":"https://patchwork.plctlab.org/api/1.2/patches/1834/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-08T04:34:27","name":"[5/5] opcodes/riscv-dis.c: Remove last_map_state","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ad929233a62d887495122721340b2f9c80392963.1665203660.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1836,"url":"https://patchwork.plctlab.org/api/1.2/patches/1836/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-09T05:09:22","name":"RISC-V: Move certain arrays to riscv-opc.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d07e2b6f36ea2fd5830924a9bfeda941b774b687.1665290422.git.research_trasio@irq.a4lg.com/mbox/"},{"id":1844,"url":"https://patchwork.plctlab.org/api/1.2/patches/1844/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/","msgid":"<20221010004623.16582-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:22","name":"[v2,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-1-mark@harmstone.com/mbox/"},{"id":1845,"url":"https://patchwork.plctlab.org/api/1.2/patches/1845/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/","msgid":"<20221010004623.16582-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-10T00:46:23","name":"[v2,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010004623.16582-2-mark@harmstone.com/mbox/"},{"id":1890,"url":"https://patchwork.plctlab.org/api/1.2/patches/1890/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010200433.414320-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T20:04:33","name":"gprofng: run tests without installation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010200433.414320-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1893,"url":"https://patchwork.plctlab.org/api/1.2/patches/1893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010230426.719238-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:04:26","name":"[2/2] gprofng: use the --libdir path to find libraries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010230426.719238-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1894,"url":"https://patchwork.plctlab.org/api/1.2/patches/1894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/","msgid":"<20221010235155.842469-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-10-10T23:51:55","name":"[3/3] gprofng: no need to build version.texi","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221010235155.842469-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":1895,"url":"https://patchwork.plctlab.org/api/1.2/patches/1895/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/","msgid":"<20221011003702.4287-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:01","name":"[v3,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-1-mark@harmstone.com/mbox/"},{"id":1897,"url":"https://patchwork.plctlab.org/api/1.2/patches/1897/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/","msgid":"<20221011003702.4287-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T00:37:02","name":"[v3,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011003702.4287-2-mark@harmstone.com/mbox/"},{"id":1928,"url":"https://patchwork.plctlab.org/api/1.2/patches/1928/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/","msgid":"<20221011175332.17156-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:31","name":"[v4,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-1-mark@harmstone.com/mbox/"},{"id":1929,"url":"https://patchwork.plctlab.org/api/1.2/patches/1929/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/","msgid":"<20221011175332.17156-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-11T17:53:32","name":"[v4,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221011175332.17156-2-mark@harmstone.com/mbox/"},{"id":1941,"url":"https://patchwork.plctlab.org/api/1.2/patches/1941/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/","msgid":"<20221012031005.237446-1-simon.marchi@polymtl.ca>","list_archive_url":null,"date":"2022-10-12T03:10:05","name":"[pushed] Re-apply \"Pass PKG_CONFIG_PATH down from top-level Makefile\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221012031005.237446-1-simon.marchi@polymtl.ca/mbox/"},{"id":1976,"url":"https://patchwork.plctlab.org/api/1.2/patches/1976/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/","msgid":"<1216a3f8-2273-8681-f528-9493a66891f0@suse.com>","list_archive_url":null,"date":"2022-10-13T08:16:49","name":"[v4,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1216a3f8-2273-8681-f528-9493a66891f0@suse.com/mbox/"},{"id":1977,"url":"https://patchwork.plctlab.org/api/1.2/patches/1977/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/","msgid":"<11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com>","list_archive_url":null,"date":"2022-10-13T08:17:17","name":"[v4,2/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/11599bbe-c779-aa9f-4d5d-c2243f0e69dc@suse.com/mbox/"},{"id":1978,"url":"https://patchwork.plctlab.org/api/1.2/patches/1978/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/","msgid":"<357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:09","name":"[v4,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/357273a3-060c-23db-72da-3fc9d1be3d2a@suse.com/mbox/"},{"id":1979,"url":"https://patchwork.plctlab.org/api/1.2/patches/1979/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/","msgid":"<0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com>","list_archive_url":null,"date":"2022-10-13T08:18:39","name":"[v4,4/8] x86-64: further re-work insn/suffix recognition to also cover MOVSL","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/0ec0587f-6a7b-45b6-8346-e5d774e73636@suse.com/mbox/"},{"id":1980,"url":"https://patchwork.plctlab.org/api/1.2/patches/1980/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-13T08:19:34","name":"[v4,5/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fb617d0b-8759-3169-5a65-1178b7fef3d7@suse.com/mbox/"},{"id":1981,"url":"https://patchwork.plctlab.org/api/1.2/patches/1981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/","msgid":"<1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com>","list_archive_url":null,"date":"2022-10-13T08:20:14","name":"[v4,6/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1df3bd01-99c5-f56c-d937-970edd42b2b8@suse.com/mbox/"},{"id":1982,"url":"https://patchwork.plctlab.org/api/1.2/patches/1982/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/","msgid":"<8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com>","list_archive_url":null,"date":"2022-10-13T08:21:00","name":"[v4,7/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8486a218-39ec-16b2-5c6c-5037196b93cf@suse.com/mbox/"},{"id":1983,"url":"https://patchwork.plctlab.org/api/1.2/patches/1983/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/","msgid":"<7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com>","list_archive_url":null,"date":"2022-10-13T08:22:00","name":"[v4,8/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7d82692d-93df-fbee-9efb-2f44e8a91df3@suse.com/mbox/"},{"id":2013,"url":"https://patchwork.plctlab.org/api/1.2/patches/2013/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/","msgid":"<8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-13T10:11:41","name":"include: Declare getopt function on old GNU libc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8ab93d7a617ad480dd786210f46db0e5aa07d1ac.1665655719.git.research_trasio@irq.a4lg.com/mbox/"},{"id":2352,"url":"https://patchwork.plctlab.org/api/1.2/patches/2352/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/","msgid":"<20221013201332.2747246-1-maskray@google.com>","list_archive_url":null,"date":"2022-10-13T20:13:32","name":"ld: Add --undefined-version","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221013201332.2747246-1-maskray@google.com/mbox/"},{"id":2532,"url":"https://patchwork.plctlab.org/api/1.2/patches/2532/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/","msgid":"<20221014063520.1428330-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-10-14T06:35:20","name":"[1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014063520.1428330-2-zengxiao@eswincomputing.com/mbox/"},{"id":2560,"url":"https://patchwork.plctlab.org/api/1.2/patches/2560/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/","msgid":"<027ae69a-636b-6757-297a-eec42936401e@linaro.org>","list_archive_url":null,"date":"2022-10-14T07:58:22","name":"[v3] aarch64-pe support for LD, GAS and BFD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/027ae69a-636b-6757-297a-eec42936401e@linaro.org/mbox/"},{"id":2602,"url":"https://patchwork.plctlab.org/api/1.2/patches/2602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:39","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-2-haochen.jiang@intel.com/mbox/"},{"id":2608,"url":"https://patchwork.plctlab.org/api/1.2/patches/2608/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:40","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-3-haochen.jiang@intel.com/mbox/"},{"id":2611,"url":"https://patchwork.plctlab.org/api/1.2/patches/2611/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:41","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-4-haochen.jiang@intel.com/mbox/"},{"id":2610,"url":"https://patchwork.plctlab.org/api/1.2/patches/2610/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:42","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-5-haochen.jiang@intel.com/mbox/"},{"id":2601,"url":"https://patchwork.plctlab.org/api/1.2/patches/2601/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:43","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-6-haochen.jiang@intel.com/mbox/"},{"id":2606,"url":"https://patchwork.plctlab.org/api/1.2/patches/2606/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:44","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-7-haochen.jiang@intel.com/mbox/"},{"id":2609,"url":"https://patchwork.plctlab.org/api/1.2/patches/2609/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:45","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-8-haochen.jiang@intel.com/mbox/"},{"id":2605,"url":"https://patchwork.plctlab.org/api/1.2/patches/2605/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:46","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-9-haochen.jiang@intel.com/mbox/"},{"id":2607,"url":"https://patchwork.plctlab.org/api/1.2/patches/2607/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:47","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-10-haochen.jiang@intel.com/mbox/"},{"id":2604,"url":"https://patchwork.plctlab.org/api/1.2/patches/2604/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/","msgid":"<20221014091248.4920-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-14T09:12:48","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221014091248.4920-11-haochen.jiang@intel.com/mbox/"},{"id":2643,"url":"https://patchwork.plctlab.org/api/1.2/patches/2643/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/","msgid":"<7bac66be-535e-9051-d674-f2f5ba180e17@suse.com>","list_archive_url":null,"date":"2022-10-14T10:22:34","name":"x86: fold AVX512-VNNI disassembler entries with AVX-VNNI ones","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7bac66be-535e-9051-d674-f2f5ba180e17@suse.com/mbox/"},{"id":2654,"url":"https://patchwork.plctlab.org/api/1.2/patches/2654/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:31:47","name":"PR29677, Field `the_bfd` of `asymbol` is uninitialised","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lIo5+ncY/MqBEq@squeak.grove.modra.org/mbox/"},{"id":2656,"url":"https://patchwork.plctlab.org/api/1.2/patches/2656/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:35:46","name":"e200 LSP support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJksn49ZpABY89@squeak.grove.modra.org/mbox/"},{"id":2657,"url":"https://patchwork.plctlab.org/api/1.2/patches/2657/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-14T11:36:39","name":"PowerPC SPE disassembly and tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0lJxxYoeD5iDYAD@squeak.grove.modra.org/mbox/"},{"id":2695,"url":"https://patchwork.plctlab.org/api/1.2/patches/2695/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-10-14T13:29:40","name":"Binutils: Adding new testcase for addr2line.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219611F6CC2A0702884A602E7249@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":2700,"url":"https://patchwork.plctlab.org/api/1.2/patches/2700/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/","msgid":"<9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com>","list_archive_url":null,"date":"2022-10-14T14:11:35","name":"x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9fd2c88d-98b2-99a4-419f-c7235b2cf960@suse.com/mbox/"},{"id":2981,"url":"https://patchwork.plctlab.org/api/1.2/patches/2981/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-16T04:42:53","name":"PowerPC se_rfmci and VLE, SPE2 and LSP insns with -many","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0uLzalqjm4C87GN@squeak.grove.modra.org/mbox/"},{"id":3152,"url":"https://patchwork.plctlab.org/api/1.2/patches/3152/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/","msgid":"<20221016232419.1135-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:18","name":"[v5,1/2] ld: Add --pdb option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-1-mark@harmstone.com/mbox/"},{"id":3151,"url":"https://patchwork.plctlab.org/api/1.2/patches/3151/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/","msgid":"<20221016232419.1135-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-16T23:24:19","name":"[v5,2/2] ld: Add minimal pdb generation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221016232419.1135-2-mark@harmstone.com/mbox/"},{"id":3258,"url":"https://patchwork.plctlab.org/api/1.2/patches/3258/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/","msgid":"<19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com>","list_archive_url":null,"date":"2022-10-17T07:44:51","name":"x86: correct CPU_AMX_{BF16,INT8}_FLAGS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/19c08747-fa5b-1e67-3dd2-c891a2c0c1fa@suse.com/mbox/"},{"id":3272,"url":"https://patchwork.plctlab.org/api/1.2/patches/3272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/","msgid":"<85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com>","list_archive_url":null,"date":"2022-10-17T08:30:12","name":"x86: generalize gas documentation for disabling of ISA extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/85dd526c-d3a7-72dc-5444-ed5573eebec1@suse.com/mbox/"},{"id":3759,"url":"https://patchwork.plctlab.org/api/1.2/patches/3759/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:58","name":"[V2,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-2-indu.bhagat@oracle.com/mbox/"},{"id":3762,"url":"https://patchwork.plctlab.org/api/1.2/patches/3762/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:15:59","name":"[V2,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-3-indu.bhagat@oracle.com/mbox/"},{"id":3761,"url":"https://patchwork.plctlab.org/api/1.2/patches/3761/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:00","name":"[V2,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-4-indu.bhagat@oracle.com/mbox/"},{"id":3760,"url":"https://patchwork.plctlab.org/api/1.2/patches/3760/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:01","name":"[V2,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-5-indu.bhagat@oracle.com/mbox/"},{"id":3764,"url":"https://patchwork.plctlab.org/api/1.2/patches/3764/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:02","name":"[V2,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-6-indu.bhagat@oracle.com/mbox/"},{"id":3766,"url":"https://patchwork.plctlab.org/api/1.2/patches/3766/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:03","name":"[V2,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-7-indu.bhagat@oracle.com/mbox/"},{"id":3763,"url":"https://patchwork.plctlab.org/api/1.2/patches/3763/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:04","name":"[V2,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-8-indu.bhagat@oracle.com/mbox/"},{"id":3765,"url":"https://patchwork.plctlab.org/api/1.2/patches/3765/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:05","name":"[V2,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-9-indu.bhagat@oracle.com/mbox/"},{"id":3770,"url":"https://patchwork.plctlab.org/api/1.2/patches/3770/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:06","name":"[V2,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-10-indu.bhagat@oracle.com/mbox/"},{"id":3769,"url":"https://patchwork.plctlab.org/api/1.2/patches/3769/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:07","name":"[V2,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-11-indu.bhagat@oracle.com/mbox/"},{"id":3771,"url":"https://patchwork.plctlab.org/api/1.2/patches/3771/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:08","name":"[V2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-12-indu.bhagat@oracle.com/mbox/"},{"id":3768,"url":"https://patchwork.plctlab.org/api/1.2/patches/3768/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:09","name":"[V2,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-13-indu.bhagat@oracle.com/mbox/"},{"id":3767,"url":"https://patchwork.plctlab.org/api/1.2/patches/3767/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:10","name":"[V2,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-14-indu.bhagat@oracle.com/mbox/"},{"id":3772,"url":"https://patchwork.plctlab.org/api/1.2/patches/3772/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:11","name":"[V2,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-15-indu.bhagat@oracle.com/mbox/"},{"id":3773,"url":"https://patchwork.plctlab.org/api/1.2/patches/3773/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/","msgid":"<20221017221612.495324-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-17T22:16:12","name":"[V2,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221017221612.495324-16-indu.bhagat@oracle.com/mbox/"},{"id":3999,"url":"https://patchwork.plctlab.org/api/1.2/patches/3999/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/","msgid":"<20221018081205.17880-1-krebbel@linux.ibm.com>","list_archive_url":null,"date":"2022-10-18T08:12:05","name":"[1/1] IBM zSystems: Issue error for *DBL relocs on misaligned symbols","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018081205.17880-1-krebbel@linux.ibm.com/mbox/"},{"id":4141,"url":"https://patchwork.plctlab.org/api/1.2/patches/4141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/","msgid":"","list_archive_url":null,"date":"2022-10-18T12:12:07","name":"xtensa: use definitions from xtensa-config.h","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/baffaf673f17692b7bcbd604b31800b189988596.camel@espressif.com/mbox/"},{"id":4272,"url":"https://patchwork.plctlab.org/api/1.2/patches/4272/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/","msgid":"<20221018174914.470062-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-18T17:49:14","name":"x86: Disable AVX-VNNI when disabling AVX2","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221018174914.470062-1-hjl.tools@gmail.com/mbox/"},{"id":4998,"url":"https://patchwork.plctlab.org/api/1.2/patches/4998/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T09:52:46","name":"x86: re-work AVX-VNNI support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c2f76e95-09f6-1d92-7ef4-38a3c2955fcd@suse.com/mbox/"},{"id":5276,"url":"https://patchwork.plctlab.org/api/1.2/patches/5276/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T11:53:18","name":"Fix addr2line test for ppc64 elfv1 and mingw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y0/lLtlKqqsmAx0s@squeak.grove.modra.org/mbox/"},{"id":5424,"url":"https://patchwork.plctlab.org/api/1.2/patches/5424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/","msgid":"<07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:09:54","name":"binutils: Remove unused substitution PROGRAM","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07bfebbf3843b47e13d82d4fa16eb14fec942ef7.1666184962.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5433,"url":"https://patchwork.plctlab.org/api/1.2/patches/5433/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:55","name":"[v2,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2fa7ff719223232402e82a9c91331aea22ace1bb.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5435,"url":"https://patchwork.plctlab.org/api/1.2/patches/5435/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:56","name":"[v2,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1b30cce5db2cce3b8edca42ab5da114d0b8c9e93.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5437,"url":"https://patchwork.plctlab.org/api/1.2/patches/5437/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:57","name":"[v2,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6b0857aa1a2d15ca1cf00b4dcaae0032efbb88ff.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5436,"url":"https://patchwork.plctlab.org/api/1.2/patches/5436/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:58","name":"[v2,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/889d956caac0f2e95543a14afaeed97188ce384c.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5440,"url":"https://patchwork.plctlab.org/api/1.2/patches/5440/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:11:59","name":"[v2,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f226ee20d8a5ef6ad7b6c4408b44794a99d542a.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5442,"url":"https://patchwork.plctlab.org/api/1.2/patches/5442/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:00","name":"[v2,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4070184c454a05a39adf0790951e5856e6b2ecb6.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5438,"url":"https://patchwork.plctlab.org/api/1.2/patches/5438/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-19T13:12:01","name":"[v2,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1ccda3e7c8fb297eda46dab3936d5c5977178fc.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5441,"url":"https://patchwork.plctlab.org/api/1.2/patches/5441/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/","msgid":"<413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:12:02","name":"[v2,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/413cfca82c7e8d8a2e977dfda9135903c9cb7c57.1666185116.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5439,"url":"https://patchwork.plctlab.org/api/1.2/patches/5439/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/","msgid":"<345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-19T13:14:01","name":"RISC-V: Remove RV32EF conflict","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/345c5c3b3a53eab04a1e6e91197de2642095c94f.1666185237.git.research_trasio@irq.a4lg.com/mbox/"},{"id":5616,"url":"https://patchwork.plctlab.org/api/1.2/patches/5616/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:02","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-5-haochen.jiang@intel.com/mbox/"},{"id":5614,"url":"https://patchwork.plctlab.org/api/1.2/patches/5614/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/","msgid":"<20221019145608.45213-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T14:56:03","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019145608.45213-6-haochen.jiang@intel.com/mbox/"},{"id":5672,"url":"https://patchwork.plctlab.org/api/1.2/patches/5672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:25","name":"[01/10] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-2-haochen.jiang@intel.com/mbox/"},{"id":5691,"url":"https://patchwork.plctlab.org/api/1.2/patches/5691/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:26","name":"[02/10] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-3-haochen.jiang@intel.com/mbox/"},{"id":5690,"url":"https://patchwork.plctlab.org/api/1.2/patches/5690/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:27","name":"[03/10] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-4-haochen.jiang@intel.com/mbox/"},{"id":5689,"url":"https://patchwork.plctlab.org/api/1.2/patches/5689/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:28","name":"[04/10] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-5-haochen.jiang@intel.com/mbox/"},{"id":5676,"url":"https://patchwork.plctlab.org/api/1.2/patches/5676/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:29","name":"[05/10] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-6-haochen.jiang@intel.com/mbox/"},{"id":5677,"url":"https://patchwork.plctlab.org/api/1.2/patches/5677/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:30","name":"[06/10] Support Intel RAO-INT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-7-haochen.jiang@intel.com/mbox/"},{"id":5681,"url":"https://patchwork.plctlab.org/api/1.2/patches/5681/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-8-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:31","name":"[07/10] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-8-haochen.jiang@intel.com/mbox/"},{"id":5682,"url":"https://patchwork.plctlab.org/api/1.2/patches/5682/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-9-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:32","name":"[08/10] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-9-haochen.jiang@intel.com/mbox/"},{"id":5673,"url":"https://patchwork.plctlab.org/api/1.2/patches/5673/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-10-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:33","name":"[09/10] Support Intel AMX-FP16","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-10-haochen.jiang@intel.com/mbox/"},{"id":5686,"url":"https://patchwork.plctlab.org/api/1.2/patches/5686/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/","msgid":"<20221019151534.45521-11-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-19T15:15:34","name":"[10/10] Support Intel PREFETCHI","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221019151534.45521-11-haochen.jiang@intel.com/mbox/"},{"id":5940,"url":"https://patchwork.plctlab.org/api/1.2/patches/5940/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-19T23:47:56","name":"Obsolete beos","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1CMrFUC8d9lC/NL@squeak.grove.modra.org/mbox/"},{"id":6080,"url":"https://patchwork.plctlab.org/api/1.2/patches/6080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:47","name":"[01/40] gdb/unittests: PR28413, suppress warnings generated by Gnulib","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8b99d666e78ba5b9d32c7889a2161c70b3da88df.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6081,"url":"https://patchwork.plctlab.org/api/1.2/patches/6081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:48","name":"[02/40] sim: Check known getrusage declaration existence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b05adb17e401d621dbdad791281bc7af7806906e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6083,"url":"https://patchwork.plctlab.org/api/1.2/patches/6083/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:49","name":"[03/40] sim/aarch64: Remove unused functions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/796962a87e569feeafb5ef636de3c79000ae152c.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6084,"url":"https://patchwork.plctlab.org/api/1.2/patches/6084/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:50","name":"[04/40] cpu/cris: Initialize some variables on CRIS CPU","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/65223c79fdfd7faf132275415cd9da9852c5bec3.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6082,"url":"https://patchwork.plctlab.org/api/1.2/patches/6082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:51","name":"[05/40] cpu/cris: Add u-stall virtual unit to CRIS v32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/24baefe92148f4b7968115ba13de9b0c863a65f6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6087,"url":"https://patchwork.plctlab.org/api/1.2/patches/6087/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:52","name":"[06/40] sim/cris: Move declarations of f_specific_init","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3904a5c3e80f8548150d8088a92059dd728c7ff8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6091,"url":"https://patchwork.plctlab.org/api/1.2/patches/6091/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:53","name":"[07/40] sim/cris: Regenerate with CGEN","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/69ef2d7dd519ed572511890a215a0f6d74e53384.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6085,"url":"https://patchwork.plctlab.org/api/1.2/patches/6085/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:54","name":"[08/40] sim/erc32: Insert void parameter","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/26a3eaf4f5d2e0db6977738ddfd65d82b36e38b2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6086,"url":"https://patchwork.plctlab.org/api/1.2/patches/6086/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:55","name":"[09/40] sim/erc32: Use int32_t as event callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/057c2f8392410494c3bc5dc98052246508e6a73e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6090,"url":"https://patchwork.plctlab.org/api/1.2/patches/6090/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:56","name":"[10/40] sim/erc32: Use int32_t as IRQ callback argument","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8c05aec20557191434485be347d37177a2ec5ff2.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6089,"url":"https://patchwork.plctlab.org/api/1.2/patches/6089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:25:57","name":"[11/40] cpu/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/afd7757aae21743c29f2aa4135a23b31d4959e9b.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6088,"url":"https://patchwork.plctlab.org/api/1.2/patches/6088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:58","name":"[12/40] sim/frv: Initialize nesr variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/021dbd238af5dfe74523ed229d2156a155a6bb9e.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6093,"url":"https://patchwork.plctlab.org/api/1.2/patches/6093/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:25:59","name":"[13/40] sim/frv: Initialize some variables","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/51a03f7097921cc48954210cf99e370ae8982ec8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6092,"url":"https://patchwork.plctlab.org/api/1.2/patches/6092/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:00","name":"[14/40] sim/frv: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e1baa1be3601612266dc6ae0bdde8426ff2a42c8.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6095,"url":"https://patchwork.plctlab.org/api/1.2/patches/6095/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"<5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-20T09:26:01","name":"[15/40] sim/h8300: Add \"+ 0x0\" to avoid self-assignments","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5ab303a5bdfc1da7832f8fa22f57678c9ef1a5fa.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6101,"url":"https://patchwork.plctlab.org/api/1.2/patches/6101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:02","name":"[16/40] sim/lm32: fix some missing function declaration warnings","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ddff80db3328a2286fe6fbc1240d2abc1e3813eb.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6094,"url":"https://patchwork.plctlab.org/api/1.2/patches/6094/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T09:26:03","name":"[17/40] sim/lm32: Add explicit casts","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e094b1379231d9ffb59a78cfebbcc84634c779c6.1666257885.git.research_trasio@irq.a4lg.com/mbox/"},{"id":6141,"url":"https://patchwork.plctlab.org/api/1.2/patches/6141/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:25:51","name":"[1/3] x86: emit {evex} prefix when disassembling ambiguous AVX512VL insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cabebead-489b-528c-580e-933832417474@suse.com/mbox/"},{"id":6143,"url":"https://patchwork.plctlab.org/api/1.2/patches/6143/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-20T10:26:15","name":"[2/3] x86: consolidate VAES tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a032d61c-63a0-23d1-331f-619a2b8bbde3@suse.com/mbox/"},{"id":6142,"url":"https://patchwork.plctlab.org/api/1.2/patches/6142/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/","msgid":"<7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com>","list_archive_url":null,"date":"2022-10-20T10:26:40","name":"[3/3] x86: consolidate VPCLMUL tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7ff09c86-2de7-dc34-3183-5187de3df5ac@suse.com/mbox/"},{"id":6228,"url":"https://patchwork.plctlab.org/api/1.2/patches/6228/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/","msgid":"","list_archive_url":null,"date":"2022-10-20T14:42:25","name":"x86-64: Use only one default max-page-size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/alpine.LSU.2.20.2210201432170.29399@wotan.suse.de/mbox/"},{"id":6229,"url":"https://patchwork.plctlab.org/api/1.2/patches/6229/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/","msgid":"<20221020144351.1398099-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:50","name":"[1/2] ld/testsuite: skip ld-elf/exclude when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-1-chigot@adacore.com/mbox/"},{"id":6230,"url":"https://patchwork.plctlab.org/api/1.2/patches/6230/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/","msgid":"<20221020144351.1398099-2-chigot@adacore.com>","list_archive_url":null,"date":"2022-10-20T14:43:51","name":"[2/2] ld/testsuite: adjust ld-arm to run shared tests only when supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020144351.1398099-2-chigot@adacore.com/mbox/"},{"id":6236,"url":"https://patchwork.plctlab.org/api/1.2/patches/6236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/","msgid":"<20221020151027.GA1300@delia.home>","list_archive_url":null,"date":"2022-10-20T15:10:28","name":"[RFC,top-level] Add configure test-case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020151027.GA1300@delia.home/mbox/"},{"id":6286,"url":"https://patchwork.plctlab.org/api/1.2/patches/6286/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/","msgid":"<20221020162911.1113338-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-20T16:29:11","name":"x86: Check VEX/EVEX encoding before checking vector operands","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221020162911.1113338-1-hjl.tools@gmail.com/mbox/"},{"id":7884,"url":"https://patchwork.plctlab.org/api/1.2/patches/7884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/","msgid":"<7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:53:54","name":"[1/5] bfd: xtensa: move common code from ld and gas","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7e53b7980f2b3b74d2250bc87f5db94b1d888a2d.camel@espressif.com/mbox/"},{"id":7885,"url":"https://patchwork.plctlab.org/api/1.2/patches/7885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/","msgid":"<63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:55:16","name":"[2/5] gas: xtensa: add endianness, loops, booleans options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/63f2699e6ef3e6d1ca415a6ed1187d4f64297521.camel@espressif.com/mbox/"},{"id":7886,"url":"https://patchwork.plctlab.org/api/1.2/patches/7886/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/","msgid":"<34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T12:56:02","name":"[3/5] ld: xtensa: use default LD command line options for endianness","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34d2f747237aeeda595560cfded8096d9bd1c28c.camel@espressif.com/mbox/"},{"id":7891,"url":"https://patchwork.plctlab.org/api/1.2/patches/7891/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/","msgid":"<535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com>","list_archive_url":null,"date":"2022-10-22T13:56:44","name":"[5/5] gdb: xtensa: add support for esp32, esp32s2, esp32s3 isa-modules","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/535b6208c1718b9acf3258575e1ebc0a65af9f07.camel@espressif.com/mbox/"},{"id":10456,"url":"https://patchwork.plctlab.org/api/1.2/patches/10456/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/","msgid":"<20221025013347.68282-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:46","name":"[committed,1/2] RISC-V: Improve link time complexity.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-1-nelson@rivosinc.com/mbox/"},{"id":10454,"url":"https://patchwork.plctlab.org/api/1.2/patches/10454/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/","msgid":"<20221025013347.68282-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-25T01:33:47","name":"[committed,2/2] RISC-V: Should reset `again'\'' flag for _bfd_riscv_relax_pc.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221025013347.68282-2-nelson@rivosinc.com/mbox/"},{"id":10536,"url":"https://patchwork.plctlab.org/api/1.2/patches/10536/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:24:56","name":"[v5,1/8] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/bb7b87e4-1893-5c86-4a14-92bafc818b03@suse.com/mbox/"},{"id":10537,"url":"https://patchwork.plctlab.org/api/1.2/patches/10537/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-25T07:25:26","name":"[v5,1/8] x86: introduce Pass2 insn attribute","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b9273ae6-0218-54f8-5374-b265ed13b71a@suse.com/mbox/"},{"id":10541,"url":"https://patchwork.plctlab.org/api/1.2/patches/10541/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/","msgid":"<7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:11","name":"[v5,3/8] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7250dab9-e218-e6dd-4c74-23da9f611ab4@suse.com/mbox/"},{"id":10540,"url":"https://patchwork.plctlab.org/api/1.2/patches/10540/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/","msgid":"<13fc630f-e116-0099-5c9e-2697df6519d7@suse.com>","list_archive_url":null,"date":"2022-10-25T07:26:40","name":"[v5,4/8] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/13fc630f-e116-0099-5c9e-2697df6519d7@suse.com/mbox/"},{"id":10543,"url":"https://patchwork.plctlab.org/api/1.2/patches/10543/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/","msgid":"<74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:11","name":"[v5,5/8] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/74db429d-d203-eab8-4ae1-18b9ad416b02@suse.com/mbox/"},{"id":10542,"url":"https://patchwork.plctlab.org/api/1.2/patches/10542/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/","msgid":"<2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com>","list_archive_url":null,"date":"2022-10-25T07:27:35","name":"[v5,6/8] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2e2f7841-de4e-b5de-e8d9-a47a6a4113c8@suse.com/mbox/"},{"id":10545,"url":"https://patchwork.plctlab.org/api/1.2/patches/10545/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/","msgid":"<421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com>","list_archive_url":null,"date":"2022-10-25T07:28:27","name":"[v5,7/8] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/421bc96e-7591-6980-48e9-5af8c8b0775a@suse.com/mbox/"},{"id":10546,"url":"https://patchwork.plctlab.org/api/1.2/patches/10546/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/","msgid":"<06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com>","list_archive_url":null,"date":"2022-10-25T07:29:18","name":"[v5,8/8] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/06ff83d4-4633-a07b-70e5-a8e049981dd4@suse.com/mbox/"},{"id":10777,"url":"https://patchwork.plctlab.org/api/1.2/patches/10777/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/","msgid":"<6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-25T13:04:02","name":"[RFC] RISC-V: Allocate \"various\" operand type","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a8e7a71acccd0efb9789dfb3edfa307e83bdaa1.1666702934.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11062,"url":"https://patchwork.plctlab.org/api/1.2/patches/11062/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:07:19","name":"PR29720, objdump -S crashes if build-id is missing","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAhwbXhxJHL66v@squeak.grove.modra.org/mbox/"},{"id":11063,"url":"https://patchwork.plctlab.org/api/1.2/patches/11063/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:08:20","name":"som.c buffer overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jAxD+NxpMIah6s@squeak.grove.modra.org/mbox/"},{"id":11064,"url":"https://patchwork.plctlab.org/api/1.2/patches/11064/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T05:10:59","name":"som.c reloc sanity checking","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jBYw4lfRQfOZhi@squeak.grove.modra.org/mbox/"},{"id":11080,"url":"https://patchwork.plctlab.org/api/1.2/patches/11080/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:51:26","name":"segfault in objdump.c reloc_at","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jY7hygm01PelCY@squeak.grove.modra.org/mbox/"},{"id":11081,"url":"https://patchwork.plctlab.org/api/1.2/patches/11081/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T06:53:12","name":"Correct ELF reloc size sanity check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jZWIeIvCCYm9/g@squeak.grove.modra.org/mbox/"},{"id":11082,"url":"https://patchwork.plctlab.org/api/1.2/patches/11082/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/","msgid":"<20221026070009.3663574-1-ysato@users.sourceforge.jp>","list_archive_url":null,"date":"2022-10-26T07:00:09","name":"opcodes: RX fix invalid output.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221026070009.3663574-1-ysato@users.sourceforge.jp/mbox/"},{"id":11089,"url":"https://patchwork.plctlab.org/api/1.2/patches/11089/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-26T07:27:23","name":"buffer overflow in _bfd_XX_print_ce_compressed_pdata","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1jhW48kuVC8Ig2d@squeak.grove.modra.org/mbox/"},{"id":11157,"url":"https://patchwork.plctlab.org/api/1.2/patches/11157/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/","msgid":"","list_archive_url":null,"date":"2022-10-26T08:47:09","name":"tests: use canonical option name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c52dbd16-7e1b-c356-7a92-1ff089564ef7@suse.cz/mbox/"},{"id":11526,"url":"https://patchwork.plctlab.org/api/1.2/patches/11526/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/","msgid":"<20221027031915.4013-1-lifang_xia@linux.alibaba.com>","list_archive_url":null,"date":"2022-10-27T03:19:15","name":"[v2] RISC-V: Optimize relax of GP/call with max_alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027031915.4013-1-lifang_xia@linux.alibaba.com/mbox/"},{"id":11619,"url":"https://patchwork.plctlab.org/api/1.2/patches/11619/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/","msgid":"<9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-27T07:06:01","name":"include: Define macro to ignore -Wdeprecated-declarations on GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9df9d9e5bb4c7594b76c40613a349b4d2364e9c5.1666854355.git.research_trasio@irq.a4lg.com/mbox/"},{"id":11627,"url":"https://patchwork.plctlab.org/api/1.2/patches/11627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-27T07:36:08","name":"Fuzzed files in archives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1o06O9Pp8ncCsOw@squeak.grove.modra.org/mbox/"},{"id":11658,"url":"https://patchwork.plctlab.org/api/1.2/patches/11658/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/","msgid":"<20221027084808.37252-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T08:48:08","name":"[committed] RISC-V: Fix build failures for -Werror=sign-compare.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027084808.37252-1-nelson@rivosinc.com/mbox/"},{"id":11921,"url":"https://patchwork.plctlab.org/api/1.2/patches/11921/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/","msgid":"<20221027190052.10536-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:51","name":"[1/2] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-1-mark@harmstone.com/mbox/"},{"id":11922,"url":"https://patchwork.plctlab.org/api/1.2/patches/11922/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/","msgid":"<20221027190052.10536-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-27T19:00:52","name":"[2/2] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027190052.10536-2-mark@harmstone.com/mbox/"},{"id":11965,"url":"https://patchwork.plctlab.org/api/1.2/patches/11965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/","msgid":"<20221027202719.32497-1-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:18","name":"[1/2] gas: NEWS: Add a missing newline","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-1-palmer@rivosinc.com/mbox/"},{"id":11966,"url":"https://patchwork.plctlab.org/api/1.2/patches/11966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/","msgid":"<20221027202719.32497-2-palmer@rivosinc.com>","list_archive_url":null,"date":"2022-10-27T20:27:19","name":"[2/2] gas: NEWS: Note support for RISC-V Zawrs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221027202719.32497-2-palmer@rivosinc.com/mbox/"},{"id":12016,"url":"https://patchwork.plctlab.org/api/1.2/patches/12016/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/","msgid":"<21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com>","list_archive_url":null,"date":"2022-10-28T00:35:19","name":"[COMMITTED] PowerPC: Add support for RFC02653 - Dense Math Facility","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21ec9a18-fa89-0828-f625-499680022ec7@linux.ibm.com/mbox/"},{"id":12017,"url":"https://patchwork.plctlab.org/api/1.2/patches/12017/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T00:37:18","name":"[COMMITTED] PowerPC: Add support for RFC02658 - MMA+ Outer-Product, Instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fd94047d-a070-45a6-3840-c105391718e0@linux.ibm.com/mbox/"},{"id":12122,"url":"https://patchwork.plctlab.org/api/1.2/patches/12122/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T06:53:02","name":"RISC-V: Fix build failure for -Werror=maybe-uninitialized","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac4f3f3c7115a824f73aca6935789b14d33c9a58.1666939920.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12181,"url":"https://patchwork.plctlab.org/api/1.2/patches/12181/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/","msgid":"<20221028093840.19164-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-28T09:38:40","name":"RISC-V: Added SiFive custom cache control extensions.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221028093840.19164-1-nelson@rivosinc.com/mbox/"},{"id":12211,"url":"https://patchwork.plctlab.org/api/1.2/patches/12211/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/","msgid":"<4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com>","list_archive_url":null,"date":"2022-10-28T10:06:35","name":"RISC-V/gas: fix build with certain gcc versions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4a280588-a85b-6ed3-634b-2b9cbc128f86@suse.com/mbox/"},{"id":12249,"url":"https://patchwork.plctlab.org/api/1.2/patches/12249/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-28T12:35:35","name":"x86: minor improvements to optimize_imm() (part III)","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/eb0e1bff-675e-72db-b8b1-b0f0e50b7121@suse.com/mbox/"},{"id":12382,"url":"https://patchwork.plctlab.org/api/1.2/patches/12382/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/","msgid":"<17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-10-28T14:52:12","name":"RISC-V: Emit mapping symbol with ISA string if non-default arch is used","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/17f57574936af82be381a1451eac56b3709b60bb.1666968673.git.research_trasio@irq.a4lg.com/mbox/"},{"id":12627,"url":"https://patchwork.plctlab.org/api/1.2/patches/12627/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/","msgid":"<20221029034432.49859-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-10-29T03:44:32","name":"[committed] RISC-V: Always generate mapping symbols at the start of the sections.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221029034432.49859-1-nelson@rivosinc.com/mbox/"},{"id":12629,"url":"https://patchwork.plctlab.org/api/1.2/patches/12629/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:19","name":"NULL dereference read in som_write_object_contents","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxgzNJg5M48uPI@squeak.grove.modra.org/mbox/"},{"id":12630,"url":"https://patchwork.plctlab.org/api/1.2/patches/12630/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:52:45","name":"Fix small objcopy memory leak","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxnSHLY+FeB5DQ@squeak.grove.modra.org/mbox/"},{"id":12631,"url":"https://patchwork.plctlab.org/api/1.2/patches/12631/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-29T04:53:25","name":"pef: sanity check before malloc","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y1yxxfpJz+Jx4KTh@squeak.grove.modra.org/mbox/"},{"id":12950,"url":"https://patchwork.plctlab.org/api/1.2/patches/12950/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:36","name":"[V3,01/15] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-2-indu.bhagat@oracle.com/mbox/"},{"id":12952,"url":"https://patchwork.plctlab.org/api/1.2/patches/12952/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:37","name":"[V3,02/15] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-3-indu.bhagat@oracle.com/mbox/"},{"id":12951,"url":"https://patchwork.plctlab.org/api/1.2/patches/12951/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:38","name":"[V3,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-4-indu.bhagat@oracle.com/mbox/"},{"id":12956,"url":"https://patchwork.plctlab.org/api/1.2/patches/12956/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:39","name":"[V3,04/15] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-5-indu.bhagat@oracle.com/mbox/"},{"id":12955,"url":"https://patchwork.plctlab.org/api/1.2/patches/12955/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:40","name":"[V3,05/15] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-6-indu.bhagat@oracle.com/mbox/"},{"id":12959,"url":"https://patchwork.plctlab.org/api/1.2/patches/12959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:41","name":"[V3,06/15] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-7-indu.bhagat@oracle.com/mbox/"},{"id":12961,"url":"https://patchwork.plctlab.org/api/1.2/patches/12961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:42","name":"[V3,07/15] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-8-indu.bhagat@oracle.com/mbox/"},{"id":12962,"url":"https://patchwork.plctlab.org/api/1.2/patches/12962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:43","name":"[V3,08/15] unwinder: generate backtrace using SFrame format","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-9-indu.bhagat@oracle.com/mbox/"},{"id":12963,"url":"https://patchwork.plctlab.org/api/1.2/patches/12963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:44","name":"[V3,09/15] unwinder: Add SFrame unwinder tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-10-indu.bhagat@oracle.com/mbox/"},{"id":12964,"url":"https://patchwork.plctlab.org/api/1.2/patches/12964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:45","name":"[V3,10/15] gdb: sim: buildsystem changes to accommodate libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-11-indu.bhagat@oracle.com/mbox/"},{"id":12957,"url":"https://patchwork.plctlab.org/api/1.2/patches/12957/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:46","name":"[V3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-12-indu.bhagat@oracle.com/mbox/"},{"id":12960,"url":"https://patchwork.plctlab.org/api/1.2/patches/12960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-13-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:47","name":"[V3,12/15] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-13-indu.bhagat@oracle.com/mbox/"},{"id":12953,"url":"https://patchwork.plctlab.org/api/1.2/patches/12953/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-14-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:48","name":"[V3,13/15] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-14-indu.bhagat@oracle.com/mbox/"},{"id":12954,"url":"https://patchwork.plctlab.org/api/1.2/patches/12954/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-15-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:49","name":"[V3,14/15] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-15-indu.bhagat@oracle.com/mbox/"},{"id":12958,"url":"https://patchwork.plctlab.org/api/1.2/patches/12958/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/","msgid":"<20221030074450.1956074-16-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-10-30T07:44:50","name":"[V3,15/15] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221030074450.1956074-16-indu.bhagat@oracle.com/mbox/"},{"id":12988,"url":"https://patchwork.plctlab.org/api/1.2/patches/12988/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-10-30T09:55:33","name":"Pool section entries for DWP version 1","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y15KFY32CyFhh/+u@squeak.grove.modra.org/mbox/"},{"id":13076,"url":"https://patchwork.plctlab.org/api/1.2/patches/13076/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/","msgid":"<20221031001554.14615-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:52","name":"[v2,1/3] ld: Use %E in einfo in pdb.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-1-mark@harmstone.com/mbox/"},{"id":13078,"url":"https://patchwork.plctlab.org/api/1.2/patches/13078/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/","msgid":"<20221031001554.14615-2-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:53","name":"[v2,2/3] ld: Add section header stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-2-mark@harmstone.com/mbox/"},{"id":13077,"url":"https://patchwork.plctlab.org/api/1.2/patches/13077/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/","msgid":"<20221031001554.14615-3-mark@harmstone.com>","list_archive_url":null,"date":"2022-10-31T00:15:54","name":"[v2,3/3] ld: Add publics stream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031001554.14615-3-mark@harmstone.com/mbox/"},{"id":13106,"url":"https://patchwork.plctlab.org/api/1.2/patches/13106/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:02","name":"[1/6] Support Intel AVX-IFMA","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-2-haochen.jiang@intel.com/mbox/"},{"id":13105,"url":"https://patchwork.plctlab.org/api/1.2/patches/13105/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:03","name":"[2/6] Support Intel AVX-VNNI-INT8","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-3-haochen.jiang@intel.com/mbox/"},{"id":13103,"url":"https://patchwork.plctlab.org/api/1.2/patches/13103/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-4-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:04","name":"[3/6] Support Intel CMPccXADD","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-4-haochen.jiang@intel.com/mbox/"},{"id":13101,"url":"https://patchwork.plctlab.org/api/1.2/patches/13101/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-5-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:05","name":"[4/6] Add handler for more i386_cpu_flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-5-haochen.jiang@intel.com/mbox/"},{"id":13104,"url":"https://patchwork.plctlab.org/api/1.2/patches/13104/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-6-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:06","name":"[5/6] Support Intel WRMSRNS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-6-haochen.jiang@intel.com/mbox/"},{"id":13102,"url":"https://patchwork.plctlab.org/api/1.2/patches/13102/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/","msgid":"<20221031030507.35588-7-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T03:05:07","name":"[6/6] Support Intel MSRLIST","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031030507.35588-7-haochen.jiang@intel.com/mbox/"},{"id":13120,"url":"https://patchwork.plctlab.org/api/1.2/patches/13120/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-2-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:00","name":"[1/2] i386: Add and ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-2-haochen.jiang@intel.com/mbox/"},{"id":13121,"url":"https://patchwork.plctlab.org/api/1.2/patches/13121/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/","msgid":"<20221031060601.38460-3-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-10-31T06:06:01","name":"[2/2] Support Intel AVX-NE-CONVERT","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031060601.38460-3-haochen.jiang@intel.com/mbox/"},{"id":13188,"url":"https://patchwork.plctlab.org/api/1.2/patches/13188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/","msgid":"<9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com>","list_archive_url":null,"date":"2022-10-31T10:18:20","name":"x86: drop bogus Tbyte","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9f6f8888-4dc1-a6b0-0590-35fc8a276369@suse.com/mbox/"},{"id":13213,"url":"https://patchwork.plctlab.org/api/1.2/patches/13213/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/","msgid":"<4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com>","list_archive_url":null,"date":"2022-10-31T11:14:44","name":"aarch64: Add support for Common Short Sequence Compression extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4f1aac95-fea5-2279-cb18-dfcdb51a2589@arm.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-10/mbox/"},{"id":7,"url":"https://patchwork.plctlab.org/api/1.2/bundles/7/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-09","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":1573,"url":"https://patchwork.plctlab.org/api/1.2/patches/1573/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/","msgid":"<20220930073211.2634-1-jiawei@iscas.ac.cn>","list_archive_url":null,"date":"2022-09-30T07:32:11","name":"[V2] RISC-V: Add Smepmp CSR '\''mseccfg'\'' define and testcases.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930073211.2634-1-jiawei@iscas.ac.cn/mbox/"},{"id":1577,"url":"https://patchwork.plctlab.org/api/1.2/patches/1577/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/","msgid":"<76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com>","list_archive_url":null,"date":"2022-09-30T08:54:18","name":"objcopy: avoid \"shadowing\" of remove() function name","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/76fa0c3c-2303-ebdf-a765-ac4731581517@suse.com/mbox/"},{"id":1579,"url":"https://patchwork.plctlab.org/api/1.2/patches/1579/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/","msgid":"<20220930085852.71213-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:51","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-1-nelson@rivosinc.com/mbox/"},{"id":1578,"url":"https://patchwork.plctlab.org/api/1.2/patches/1578/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/","msgid":"<20220930085852.71213-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T08:58:52","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930085852.71213-2-nelson@rivosinc.com/mbox/"},{"id":1581,"url":"https://patchwork.plctlab.org/api/1.2/patches/1581/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/","msgid":"<20220930092058.71286-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:57","name":"[1/2] RISC-V: Output mapping symbols with ISA string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-1-nelson@rivosinc.com/mbox/"},{"id":1580,"url":"https://patchwork.plctlab.org/api/1.2/patches/1580/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/","msgid":"<20220930092058.71286-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-09-30T09:20:58","name":"[2/2] RISC-V: Refer mapping symbol to R_RISCV_RELAX for rvc relaxations.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930092058.71286-2-nelson@rivosinc.com/mbox/"},{"id":1582,"url":"https://patchwork.plctlab.org/api/1.2/patches/1582/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/","msgid":"<5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com>","list_archive_url":null,"date":"2022-09-30T09:41:29","name":"RISC-V: fix build after \"Add support for arbitrary immediate encoding formats\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/5874dd79-0cf5-d65c-7ea2-13adfc799c0f@suse.com/mbox/"},{"id":1583,"url":"https://patchwork.plctlab.org/api/1.2/patches/1583/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/","msgid":"<57d8ac2a-5757-3776-9924-99c17ca69938@suse.com>","list_archive_url":null,"date":"2022-09-30T09:42:08","name":"RISC-V: fallout from \"re-arrange opcode table for consistent alias handling\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/57d8ac2a-5757-3776-9924-99c17ca69938@suse.com/mbox/"},{"id":1584,"url":"https://patchwork.plctlab.org/api/1.2/patches/1584/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T09:42:50","name":"RISC-V: don'\''t cast expressions'\'' X_add_number to long in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e76ef8f7-72b9-5103-cb43-9608af01d017@suse.com/mbox/"},{"id":1585,"url":"https://patchwork.plctlab.org/api/1.2/patches/1585/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/","msgid":"<61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz>","list_archive_url":null,"date":"2022-09-30T09:48:52","name":"[RFC] add --enable-zstd-compressed-debug-sections configure option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/61355429-24b3-17d0-ab03-6fa57ee861d5@suse.cz/mbox/"},{"id":1586,"url":"https://patchwork.plctlab.org/api/1.2/patches/1586/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/","msgid":"<20220930103919.323690-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-09-30T10:39:19","name":"RISC-V: Eliminate long-casts of X_add_number in diagnostics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930103919.323690-1-christoph.muellner@vrull.eu/mbox/"},{"id":1590,"url":"https://patchwork.plctlab.org/api/1.2/patches/1590/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:41:37","name":"[V2] Ignore DWARF debug information for -gsplit-dwarf with dwarf-5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/DM6PR12MB4219C943049C6D883DEA3E55E7569@DM6PR12MB4219.namprd12.prod.outlook.com/mbox/"},{"id":1591,"url":"https://patchwork.plctlab.org/api/1.2/patches/1591/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T11:59:04","name":"[1/4] RISC-V/gas: drop riscv_subsets static variable","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c10321f9-d289-ef84-d263-bc278fb3d31b@suse.com/mbox/"},{"id":1593,"url":"https://patchwork.plctlab.org/api/1.2/patches/1593/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/","msgid":"<3244eea0-c18c-e49a-4588-d69423130226@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:23","name":"[2/4] RISC-V/gas: drop stray call to install_insn()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3244eea0-c18c-e49a-4588-d69423130226@suse.com/mbox/"},{"id":1592,"url":"https://patchwork.plctlab.org/api/1.2/patches/1592/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/","msgid":"<385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com>","list_archive_url":null,"date":"2022-09-30T11:59:45","name":"[3/4] RISC-V/gas: don'\''t open-code insn_length()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/385d01fd-7e57-1f3f-1bae-30aa0c313d63@suse.com/mbox/"},{"id":1594,"url":"https://patchwork.plctlab.org/api/1.2/patches/1594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/","msgid":"","list_archive_url":null,"date":"2022-09-30T12:00:12","name":"[4/4] RISC-V/gas: allow generating up to 176-bit instructions with .insn","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f5757acf-7b90-a0e3-5eea-3b97cc226930@suse.com/mbox/"},{"id":1596,"url":"https://patchwork.plctlab.org/api/1.2/patches/1596/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/","msgid":"<20220930140503.38233-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-09-30T14:05:03","name":"ld/testsuite: consistently add board_ldflags when linking with GCC","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20220930140503.38233-1-chigot@adacore.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-09/mbox/"},{"id":9,"url":"https://patchwork.plctlab.org/api/1.2/bundles/9/","web_url":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"binutils-gdb_2022-11","owner":{"id":3,"url":"https://patchwork.plctlab.org/api/1.2/users/3/","username":"patchwork-bot","first_name":"","last_name":"","email":"ouuuleilei@gmail.com"},"patches":[{"id":13337,"url":"https://patchwork.plctlab.org/api/1.2/patches/13337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/","msgid":"<20221031160625.684434-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-10-31T16:06:25","name":"x86: Silence GCC 12 warning on tc-i386.c","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221031160625.684434-1-hjl.tools@gmail.com/mbox/"},{"id":13350,"url":"https://patchwork.plctlab.org/api/1.2/patches/13350/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/","msgid":"","list_archive_url":null,"date":"2022-10-31T17:00:56","name":"x86: simplify expressions in update_imm()","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c8d25b29-37fe-9623-a799-e67e1f991743@suse.com/mbox/"},{"id":13487,"url":"https://patchwork.plctlab.org/api/1.2/patches/13487/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T00:08:04","name":"binutils: Run PR binutils/26160 test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CAMe9rOohVjin92PTeeiu_dvAtzYJn4dGtu5E=OxYfbyteraZWw@mail.gmail.com/mbox/"},{"id":13621,"url":"https://patchwork.plctlab.org/api/1.2/patches/13621/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/","msgid":"<20221101105724.1527333-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T10:57:24","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101105724.1527333-1-aburgess@redhat.com/mbox/"},{"id":13628,"url":"https://patchwork.plctlab.org/api/1.2/patches/13628/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/","msgid":"<20221101111802.1532080-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-01T11:18:02","name":"[PUSHED] opcodes/arm: don'\''t pass non-string literal to printf like function","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221101111802.1532080-1-aburgess@redhat.com/mbox/"},{"id":13747,"url":"https://patchwork.plctlab.org/api/1.2/patches/13747/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-01T15:54:11","name":"[Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/yw8jbkpqk6vw.fsf@arm.com/mbox/"},{"id":13993,"url":"https://patchwork.plctlab.org/api/1.2/patches/13993/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/","msgid":"<20221102020752.24441-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-02T02:07:52","name":"ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102020752.24441-1-mark@harmstone.com/mbox/"},{"id":14028,"url":"https://patchwork.plctlab.org/api/1.2/patches/14028/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/","msgid":"<20221102050430.1053-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-02T05:04:30","name":"[committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102050430.1053-1-nelson@rivosinc.com/mbox/"},{"id":14043,"url":"https://patchwork.plctlab.org/api/1.2/patches/14043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/","msgid":"<20221102063046.31551-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T06:30:46","name":"gas/doc/internals.texi: fix typo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102063046.31551-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14069,"url":"https://patchwork.plctlab.org/api/1.2/patches/14069/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/","msgid":"<20221102080112.33378-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-02T08:01:12","name":"[v2] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102080112.33378-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14409,"url":"https://patchwork.plctlab.org/api/1.2/patches/14409/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/","msgid":"<20221102172923.4009281-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-02T17:29:23","name":"arm: PR 29739 Fix typo where '\''; '\'' should not have been replaced with '\''@'\''","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221102172923.4009281-1-christophe.lyon@arm.com/mbox/"},{"id":14588,"url":"https://patchwork.plctlab.org/api/1.2/patches/14588/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/","msgid":"<20221103020409.37322-1-rjiejie@linux.alibaba.com>","list_archive_url":null,"date":"2022-11-03T02:04:09","name":"[v3] Support multiple .eh_frame sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103020409.37322-1-rjiejie@linux.alibaba.com/mbox/"},{"id":14602,"url":"https://patchwork.plctlab.org/api/1.2/patches/14602/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/","msgid":"<20221103024604.614-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-03T02:46:04","name":"[v2] ld: Add module information substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103024604.614-1-mark@harmstone.com/mbox/"},{"id":14706,"url":"https://patchwork.plctlab.org/api/1.2/patches/14706/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/","msgid":"<20221103071519.3510462-1-luis.machado@arm.com>","list_archive_url":null,"date":"2022-11-03T07:15:19","name":"[opcodes/arm] Fix potential null pointer dereferences","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221103071519.3510462-1-luis.machado@arm.com/mbox/"},{"id":14840,"url":"https://patchwork.plctlab.org/api/1.2/patches/14840/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:28","name":"[REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add '\''Ssstateen'\'' extension and its CSRs","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/283a86ebf0941f0f63dc1a590ec3d547bd5d69e8.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14841,"url":"https://patchwork.plctlab.org/api/1.2/patches/14841/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/","msgid":"<8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-03T12:26:29","name":"[REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8083ad9d5339afdeb7f1ba88ee6af0665dcc76d5.1667478033.git.research_trasio@irq.a4lg.com/mbox/"},{"id":14894,"url":"https://patchwork.plctlab.org/api/1.2/patches/14894/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:12","name":"[1/2] opcodes/mips: use .word/.short for undefined instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/e53fbf5025e59fe6a3481b9c1fe37e4f6cf6e03d.1667483581.git.aburgess@redhat.com/mbox/"},{"id":14893,"url":"https://patchwork.plctlab.org/api/1.2/patches/14893/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/","msgid":"","list_archive_url":null,"date":"2022-11-03T13:58:13","name":"[2/2] libopcodes/mips: add support for disassembler styling","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ca81edb86580566b1641ad140eb2bed385160ab7.1667483581.git.aburgess@redhat.com/mbox/"},{"id":15465,"url":"https://patchwork.plctlab.org/api/1.2/patches/15465/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/","msgid":"<926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com>","list_archive_url":null,"date":"2022-11-04T10:50:38","name":"[v6,1/7] x86: constify parse_insn()'\''s input","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/926e5154-b40b-9df8-d770-a8bf7d40e40e@suse.com/mbox/"},{"id":15466,"url":"https://patchwork.plctlab.org/api/1.2/patches/15466/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/","msgid":"<07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com>","list_archive_url":null,"date":"2022-11-04T10:51:34","name":"[v6,2/7] x86: re-work insn/suffix recognition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/07ef67fd-752c-ad1f-b8cb-4eaec1f420fc@suse.com/mbox/"},{"id":15467,"url":"https://patchwork.plctlab.org/api/1.2/patches/15467/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:52:02","name":"[v6,3/7] ix86: don'\''t recognize/derive Q suffix in the common case","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ee8fd655-19a5-d944-0f5e-4351b88a59f9@suse.com/mbox/"},{"id":15468,"url":"https://patchwork.plctlab.org/api/1.2/patches/15468/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/","msgid":"<15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com>","list_archive_url":null,"date":"2022-11-04T10:52:31","name":"[v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/15ab2cf5-f1ac-e882-c415-6318f1bcc7f0@suse.com/mbox/"},{"id":15470,"url":"https://patchwork.plctlab.org/api/1.2/patches/15470/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/","msgid":"<352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com>","list_archive_url":null,"date":"2022-11-04T10:53:14","name":"[v6,5/7] x86: move bad-use-of-TLS-reloc check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/352d1e49-ac9f-ee86-7e9d-74f79744268b@suse.com/mbox/"},{"id":15469,"url":"https://patchwork.plctlab.org/api/1.2/patches/15469/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T10:53:52","name":"[v6,6/7] x86: drop (now) stray IsString","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c1913bf6-7328-e45f-69f1-20da1954af43@suse.com/mbox/"},{"id":15471,"url":"https://patchwork.plctlab.org/api/1.2/patches/15471/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/","msgid":"<2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com>","list_archive_url":null,"date":"2022-11-04T10:54:30","name":"[v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2baf6a9d-c1bf-660d-bbca-99b1604f5478@suse.com/mbox/"},{"id":15472,"url":"https://patchwork.plctlab.org/api/1.2/patches/15472/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/","msgid":"<20221104110132.694984-1-aburgess@redhat.com>","list_archive_url":null,"date":"2022-11-04T11:01:32","name":"[PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110132.694984-1-aburgess@redhat.com/mbox/"},{"id":15473,"url":"https://patchwork.plctlab.org/api/1.2/patches/15473/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/","msgid":"<20221104110214.129095-1-christophe.lyon@arm.com>","list_archive_url":null,"date":"2022-11-04T11:02:14","name":"configure: require libzstd >= 1.4.0","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104110214.129095-1-christophe.lyon@arm.com/mbox/"},{"id":15485,"url":"https://patchwork.plctlab.org/api/1.2/patches/15485/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/","msgid":"<20221104115038.8957-1-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:37","name":"[1/2] RISC-V: File-level architecture shouldn'\''t be affected by section-level ones.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-1-nelson@rivosinc.com/mbox/"},{"id":15486,"url":"https://patchwork.plctlab.org/api/1.2/patches/15486/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/","msgid":"<20221104115038.8957-2-nelson@rivosinc.com>","list_archive_url":null,"date":"2022-11-04T11:50:38","name":"[2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104115038.8957-2-nelson@rivosinc.com/mbox/"},{"id":15509,"url":"https://patchwork.plctlab.org/api/1.2/patches/15509/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-04T13:12:07","name":"x86: adjust recently introduced testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/cc133c88-9ce9-5e3a-a8f7-ad72766862b9@suse.com/mbox/"},{"id":15679,"url":"https://patchwork.plctlab.org/api/1.2/patches/15679/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/","msgid":"<20221104163328.2274371-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-04T16:33:28","name":"ld/testsuite: skip tests related to -shared when disabled","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104163328.2274371-1-chigot@adacore.com/mbox/"},{"id":15751,"url":"https://patchwork.plctlab.org/api/1.2/patches/15751/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/","msgid":"<20221104190216.1352855-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T19:02:16","name":"[V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104190216.1352855-1-indu.bhagat@oracle.com/mbox/"},{"id":15792,"url":"https://patchwork.plctlab.org/api/1.2/patches/15792/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/","msgid":"<20221104205547.3728827-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-04T20:55:47","name":"i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104205547.3728827-1-hjl.tools@gmail.com/mbox/"},{"id":15794,"url":"https://patchwork.plctlab.org/api/1.2/patches/15794/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/","msgid":"<20221104210134.1721620-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-04T21:01:34","name":"[V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221104210134.1721620-1-indu.bhagat@oracle.com/mbox/"},{"id":15959,"url":"https://patchwork.plctlab.org/api/1.2/patches/15959/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:07","name":"[01/12] RISC-V: Remove unnecessary empty matching file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c620070e3e335df2b487d3836e20d251dac37525.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15961,"url":"https://patchwork.plctlab.org/api/1.2/patches/15961/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:08","name":"[02/12] RISC-V: Tidy disassembler corner case tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/4496235002a396043598ab9755bd8eda5c077b1f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15960,"url":"https://patchwork.plctlab.org/api/1.2/patches/15960/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:09","name":"[03/12] RISC-V: Tidying related to '\''Zfinx'\'' disassembler test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a9229a2798480f00bf12ac3c435b3ef57f867022.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15962,"url":"https://patchwork.plctlab.org/api/1.2/patches/15962/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:10","name":"[04/12] RISC-V: GAS: Add basic shared test utilities","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6a020edd0e114a003edbaafe1088a040e9fa07e7.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15966,"url":"https://patchwork.plctlab.org/api/1.2/patches/15966/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:11","name":"[05/12] RISC-V: Redefine \"nop\" test","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6fc2851a4161edc429089bd2bbd9c2bb4c0c118f.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15963,"url":"https://patchwork.plctlab.org/api/1.2/patches/15963/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:12","name":"[06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/7311ed3d2429000e18877d7af594890da170a7a3.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15968,"url":"https://patchwork.plctlab.org/api/1.2/patches/15968/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:13","name":"[07/12] RISC-V: Combine complex extension error handling tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ac99c9696c156207f06c18f2d6bf423c96c5876b.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15970,"url":"https://patchwork.plctlab.org/api/1.2/patches/15970/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:14","name":"[08/12] RISC-V: Refine/enhance '\''M'\''/'\''Zmmul'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9378b9505e3e230e0a690c56e67d253e2a0f5864.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15964,"url":"https://patchwork.plctlab.org/api/1.2/patches/15964/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:15","name":"[09/12] RISC-V: Combine/enhance '\''Zicbo[mz]'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/82832a67f240d5857fd502d4b74fd7d841ee2d6e.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15965,"url":"https://patchwork.plctlab.org/api/1.2/patches/15965/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:16","name":"[10/12] RISC-V: Enhance '\''Zicbop'\'' testcases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9c47e59868a64b13e5a7bb487e3619d4f1497d78.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15967,"url":"https://patchwork.plctlab.org/api/1.2/patches/15967/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"<2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-05T12:29:17","name":"[11/12] RISC-V: Reorganize/enhance '\''Zb*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2d9befc5bc5eed80b6bd7da6d092a61b1162ecac.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":15969,"url":"https://patchwork.plctlab.org/api/1.2/patches/15969/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-05T12:29:18","name":"[12/12] RISC-V: Combine/enhance '\''Zk*'\''/'\''Zbk*'\'' extension tests","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f1c5589ab606b74eeac98e3dafd4a7903450d3b2.1667651354.git.research_trasio@irq.a4lg.com/mbox/"},{"id":16066,"url":"https://patchwork.plctlab.org/api/1.2/patches/16066/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/","msgid":"<20221106053640.1649752-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-06T05:36:40","name":"[V3.1,03/15] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221106053640.1649752-1-indu.bhagat@oracle.com/mbox/"},{"id":16379,"url":"https://patchwork.plctlab.org/api/1.2/patches/16379/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/","msgid":"<20221107112805.3332619-1-och95@yandex.ru>","list_archive_url":null,"date":"2022-11-07T11:28:05","name":"gold/aarch64: Fix adrp distance check","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107112805.3332619-1-och95@yandex.ru/mbox/"},{"id":16400,"url":"https://patchwork.plctlab.org/api/1.2/patches/16400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/","msgid":"<20221107124620.1271470-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-07T12:46:20","name":"RISC-V: xtheadfmemidx: Use fp register in mnemonics","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107124620.1271470-1-christoph.muellner@vrull.eu/mbox/"},{"id":16594,"url":"https://patchwork.plctlab.org/api/1.2/patches/16594/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/","msgid":"","list_archive_url":null,"date":"2022-11-07T17:53:35","name":"GAS fix section alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/CACVBkZ+kM2xcpwk5zHQ4bqDV7dbPjZ6cMU9tR-h62+tDTgi3Tw@mail.gmail.com/mbox/"},{"id":16744,"url":"https://patchwork.plctlab.org/api/1.2/patches/16744/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/","msgid":"<20221107222809.924195-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-07T22:28:09","name":"[V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221107222809.924195-1-indu.bhagat@oracle.com/mbox/"},{"id":16797,"url":"https://patchwork.plctlab.org/api/1.2/patches/16797/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/","msgid":"<20221108012556.66467-1-haochen.jiang@intel.com>","list_archive_url":null,"date":"2022-11-08T01:25:56","name":"x86: Correct wrong comments in vex_w_table","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108012556.66467-1-haochen.jiang@intel.com/mbox/"},{"id":16884,"url":"https://patchwork.plctlab.org/api/1.2/patches/16884/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-1-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:29","name":"[1/2] gprofng: make cpu identification available to others","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-1-markus.t.metzger@intel.com/mbox/"},{"id":16885,"url":"https://patchwork.plctlab.org/api/1.2/patches/16885/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/","msgid":"<20221108054530.796968-2-markus.t.metzger@intel.com>","list_archive_url":null,"date":"2022-11-08T05:45:30","name":"[2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108054530.796968-2-markus.t.metzger@intel.com/mbox/"},{"id":16995,"url":"https://patchwork.plctlab.org/api/1.2/patches/16995/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/","msgid":"","list_archive_url":null,"date":"2022-11-08T11:29:40","name":"x86/Intel: don'\''t accept malformed EXTRQ / INSERTQ","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ea0daf08-4923-ebfa-dcfe-699c43d63822@suse.com/mbox/"},{"id":17057,"url":"https://patchwork.plctlab.org/api/1.2/patches/17057/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/","msgid":"<20221108141352.6613-1-jwilk@jwilk.net>","list_archive_url":null,"date":"2022-11-08T14:13:52","name":"Fix typos in the list of objdump options","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108141352.6613-1-jwilk@jwilk.net/mbox/"},{"id":17117,"url":"https://patchwork.plctlab.org/api/1.2/patches/17117/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/","msgid":"<1667924955-9218-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-08T16:29:15","name":"Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1667924955-9218-1-git-send-email-apinski@marvell.com/mbox/"},{"id":17160,"url":"https://patchwork.plctlab.org/api/1.2/patches/17160/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/","msgid":"<27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com>","list_archive_url":null,"date":"2022-11-08T18:23:32","name":"[COMMITTED] PowerPC: Add XSP operand define","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/27382086-397f-060f-6cf6-c1d36ff6b812@linux.ibm.com/mbox/"},{"id":17202,"url":"https://patchwork.plctlab.org/api/1.2/patches/17202/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/","msgid":"<20221108192248.1622627-1-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-08T19:22:48","name":"libctf: use libtool for link test in configure","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108192248.1622627-1-indu.bhagat@oracle.com/mbox/"},{"id":17262,"url":"https://patchwork.plctlab.org/api/1.2/patches/17262/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/","msgid":"<20221108225030.371817-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-08T22:50:30","name":"ld: Always output local symbol for relocatable link","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221108225030.371817-1-hjl.tools@gmail.com/mbox/"},{"id":17399,"url":"https://patchwork.plctlab.org/api/1.2/patches/17399/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-2-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:34","name":"[V4,01/11] sframe.h: Add SFrame format definition","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-2-indu.bhagat@oracle.com/mbox/"},{"id":17398,"url":"https://patchwork.plctlab.org/api/1.2/patches/17398/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-3-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:35","name":"[V4,02/11] gas: add new command line option --gsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-3-indu.bhagat@oracle.com/mbox/"},{"id":17400,"url":"https://patchwork.plctlab.org/api/1.2/patches/17400/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-4-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:36","name":"[V4,03/11] gas: generate .sframe from CFI directives","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-4-indu.bhagat@oracle.com/mbox/"},{"id":17403,"url":"https://patchwork.plctlab.org/api/1.2/patches/17403/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-5-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:37","name":"[V4,04/11] gas: testsuite: add new tests for SFrame unwind info","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-5-indu.bhagat@oracle.com/mbox/"},{"id":17407,"url":"https://patchwork.plctlab.org/api/1.2/patches/17407/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-6-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:38","name":"[V4,05/11] libsframe: add the SFrame library","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-6-indu.bhagat@oracle.com/mbox/"},{"id":17406,"url":"https://patchwork.plctlab.org/api/1.2/patches/17406/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-7-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:39","name":"[V4,06/11] bfd: linker: merge .sframe sections","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-7-indu.bhagat@oracle.com/mbox/"},{"id":17402,"url":"https://patchwork.plctlab.org/api/1.2/patches/17402/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-8-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:40","name":"[V4,07/11] readelf/objdump: support for SFrame section","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-8-indu.bhagat@oracle.com/mbox/"},{"id":17401,"url":"https://patchwork.plctlab.org/api/1.2/patches/17401/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-9-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:41","name":"[V4,08/11] src-release.sh: Add libsframe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-9-indu.bhagat@oracle.com/mbox/"},{"id":17404,"url":"https://patchwork.plctlab.org/api/1.2/patches/17404/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-10-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:42","name":"[V4,09/11] binutils/NEWS: add text for SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-10-indu.bhagat@oracle.com/mbox/"},{"id":17405,"url":"https://patchwork.plctlab.org/api/1.2/patches/17405/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-11-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:43","name":"[V4,10/11] gas/NEWS: add text about new command line option and SFrame support","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-11-indu.bhagat@oracle.com/mbox/"},{"id":17418,"url":"https://patchwork.plctlab.org/api/1.2/patches/17418/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/","msgid":"<20221109084244.261296-12-indu.bhagat@oracle.com>","list_archive_url":null,"date":"2022-11-09T08:42:44","name":"[V4,11/11] doc: add SFrame spec file","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109084244.261296-12-indu.bhagat@oracle.com/mbox/"},{"id":17662,"url":"https://patchwork.plctlab.org/api/1.2/patches/17662/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/","msgid":"<20221109162611.760465-1-chigot@adacore.com>","list_archive_url":null,"date":"2022-11-09T16:26:11","name":"ld/testsuite: skip ld-size when -shared is not supported","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109162611.760465-1-chigot@adacore.com/mbox/"},{"id":17804,"url":"https://patchwork.plctlab.org/api/1.2/patches/17804/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/","msgid":"<20221109202129.475283-1-hjl.tools@gmail.com>","list_archive_url":null,"date":"2022-11-09T20:21:29","name":"[v2] i386: Check invalid (%dx) usage","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221109202129.475283-1-hjl.tools@gmail.com/mbox/"},{"id":18043,"url":"https://patchwork.plctlab.org/api/1.2/patches/18043/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:11:55","name":"Sanity check reloc count in get_reloc_upper_bound","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOaxv1jkhwTIAi@squeak.grove.modra.org/mbox/"},{"id":18044,"url":"https://patchwork.plctlab.org/api/1.2/patches/18044/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:12:34","name":"mach-o reloc size overflow","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y2zOkpGuKAn+V2Tk@squeak.grove.modra.org/mbox/"},{"id":18045,"url":"https://patchwork.plctlab.org/api/1.2/patches/18045/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-10T10:17:38","name":"[BINTUILS] arm: Add support for Cortex-X1C CPU.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/fddbca08-756a-4d78-b117-3e82dc40df8d@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18051,"url":"https://patchwork.plctlab.org/api/1.2/patches/18051/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/","msgid":"<1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com>","list_archive_url":null,"date":"2022-11-10T10:24:31","name":"x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1518b510-2124-cbcb-9dcb-059dcfdc6cd4@suse.com/mbox/"},{"id":18088,"url":"https://patchwork.plctlab.org/api/1.2/patches/18088/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/","msgid":"<25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com>","list_archive_url":null,"date":"2022-11-10T12:12:46","name":"[v2] x86: drop stray IsString from PadLock insns","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/25e8786d-289e-0521-baa2-2f2b85124dfe@suse.com/mbox/"},{"id":18130,"url":"https://patchwork.plctlab.org/api/1.2/patches/18130/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/","msgid":"<9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com>","list_archive_url":null,"date":"2022-11-10T13:36:16","name":"x86: drop duplicate sse4a entry from cpu_arch[]","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9bb8ebe7-9e49-d60b-d586-e4d98242acda@suse.com/mbox/"},{"id":18135,"url":"https://patchwork.plctlab.org/api/1.2/patches/18135/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/","msgid":"<21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com>","list_archive_url":null,"date":"2022-11-10T13:45:30","name":"x86: fold special-operand insn attributes into a single enum","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/21665493-a9f9-3429-c9ae-ea69bc7751e2@suse.com/mbox/"},{"id":18284,"url":"https://patchwork.plctlab.org/api/1.2/patches/18284/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/","msgid":"<1668107159-16961-1-git-send-email-apinski@marvell.com>","list_archive_url":null,"date":"2022-11-10T19:05:59","name":"[PATCHv2] Use toplevel configure for GMP and MPFR for gdb","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1668107159-16961-1-git-send-email-apinski@marvell.com/mbox/"},{"id":18337,"url":"https://patchwork.plctlab.org/api/1.2/patches/18337/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/","msgid":"<20221110224002.3798725-1-vladimir.mezentsev@oracle.com>","list_archive_url":null,"date":"2022-11-10T22:40:02","name":"gprofng: fix typo in configure.ac","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221110224002.3798725-1-vladimir.mezentsev@oracle.com/mbox/"},{"id":18424,"url":"https://patchwork.plctlab.org/api/1.2/patches/18424/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/","msgid":"<20221111033040.23115-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-11T03:30:40","name":"ld: Add section contributions substream to PDB files","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221111033040.23115-1-mark@harmstone.com/mbox/"},{"id":18513,"url":"https://patchwork.plctlab.org/api/1.2/patches/18513/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/","msgid":"<40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com>","list_archive_url":null,"date":"2022-11-11T07:32:17","name":"gas: accept custom \".linefile .\"","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/40e89395-1438-6cbe-aa37-1a04a724c8c7@suse.com/mbox/"},{"id":18517,"url":"https://patchwork.plctlab.org/api/1.2/patches/18517/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:33:55","name":"Sanity check SHT_MIPS_OPTIONS size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y23642YK4HTWnn3X@squeak.grove.modra.org/mbox/"},{"id":18519,"url":"https://patchwork.plctlab.org/api/1.2/patches/18519/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-11T07:34:53","name":"PR28834, PR26946 sanity checking section size","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y237HYVYLWv1R4b/@squeak.grove.modra.org/mbox/"},{"id":18670,"url":"https://patchwork.plctlab.org/api/1.2/patches/18670/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/","msgid":"","list_archive_url":null,"date":"2022-11-11T10:51:43","name":"[Binutils,gas] arm: Add support for new unwinder directive \".pacspval\".","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c5ab35f0-595a-439c-b120-f93bd109ab96@AZ-NEU-EX04.Arm.com/mbox/"},{"id":18672,"url":"https://patchwork.plctlab.org/api/1.2/patches/18672/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/","msgid":"<33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com>","list_archive_url":null,"date":"2022-11-11T10:53:55","name":"[Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5.","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/33eb9aff-d813-44c5-8315-aeb3e339b3f2@AZ-NEU-EX04.Arm.com/mbox/"},{"id":19116,"url":"https://patchwork.plctlab.org/api/1.2/patches/19116/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-12T06:59:51","name":"PowerPC64 paddi -Mraw","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y29EZ/ykU1Qe6AAw@squeak.grove.modra.org/mbox/"},{"id":19138,"url":"https://patchwork.plctlab.org/api/1.2/patches/19138/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/","msgid":"<20221112091217.558020-1-dimitar@dinux.eu>","list_archive_url":null,"date":"2022-11-12T09:12:17","name":"pru: bfd: Correct default to no execstack","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112091217.558020-1-dimitar@dinux.eu/mbox/"},{"id":19173,"url":"https://patchwork.plctlab.org/api/1.2/patches/19173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/","msgid":"<20221112124441.5084-1-patrick@monnerat.net>","list_archive_url":null,"date":"2022-11-12T12:44:41","name":"binutils/objcopy: keep relocation while renaming a section with explicit flags","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221112124441.5084-1-patrick@monnerat.net/mbox/"},{"id":19377,"url":"https://patchwork.plctlab.org/api/1.2/patches/19377/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-1-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:20","name":"[1/2] RISC-V: Add T-Head Fmv vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-1-christoph.muellner@vrull.eu/mbox/"},{"id":19378,"url":"https://patchwork.plctlab.org/api/1.2/patches/19378/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/","msgid":"<20221113155921.1445808-2-christoph.muellner@vrull.eu>","list_archive_url":null,"date":"2022-11-13T15:59:21","name":"[2/2] RISC-V: Add T-Head Int vendor extension","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221113155921.1445808-2-christoph.muellner@vrull.eu/mbox/"},{"id":19850,"url":"https://patchwork.plctlab.org/api/1.2/patches/19850/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/","msgid":"<20221114150348.112815-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-14T15:03:48","name":"readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221114150348.112815-1-bwerl.dev@gmail.com/mbox/"},{"id":19866,"url":"https://patchwork.plctlab.org/api/1.2/patches/19866/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/","msgid":"<3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com>","list_archive_url":null,"date":"2022-11-14T16:12:26","name":"x86: infer No_*Suf from other insn attributes","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/3dd1c6f9-a773-c05f-44d7-12b7947072d2@suse.com/mbox/"},{"id":19934,"url":"https://patchwork.plctlab.org/api/1.2/patches/19934/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/","msgid":"","list_archive_url":null,"date":"2022-11-14T17:24:23","name":"[V2] GAS fix alignment for aarch64-pe","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/f659dfbb-b84b-af86-bd8c-d177900af779@linaro.org/mbox/"},{"id":20111,"url":"https://patchwork.plctlab.org/api/1.2/patches/20111/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/","msgid":"<20221115010409.24214-1-mark@harmstone.com>","list_archive_url":null,"date":"2022-11-15T01:04:09","name":"gas: Add --gcodeview option","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115010409.24214-1-mark@harmstone.com/mbox/"},{"id":20174,"url":"https://patchwork.plctlab.org/api/1.2/patches/20174/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:22","name":"[v3,1/8] RISC-V: Add a space at the end of pinfo","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/d305cd6178975195b025828561d59e505524ea45.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20177,"url":"https://patchwork.plctlab.org/api/1.2/patches/20177/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:23","name":"[v3,2/8] RISC-V: Fix obvious misalignments ('\''Zbb'\''/'\''Zba'\'')","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/2627dd5e18e59b6d976a8e6f1be39336e8a12cc3.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20173,"url":"https://patchwork.plctlab.org/api/1.2/patches/20173/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:24","name":"[v3,3/8] RISC-V: Remove spaces in opcode entries","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9d110279505cf502900a000a07e6e82b50f12adc.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20179,"url":"https://patchwork.plctlab.org/api/1.2/patches/20179/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:25","name":"[v3,4/8] RISC-V: Remove unused instruction macros","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/8f77aa968ed9457ce1bce0a1f6449a287d0e6a18.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20176,"url":"https://patchwork.plctlab.org/api/1.2/patches/20176/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:26","name":"[v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b43454773d597c1bc51741ef09aac960fecdfbd5.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20178,"url":"https://patchwork.plctlab.org/api/1.2/patches/20178/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:27","name":"[v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/58cfec431ff2535aeb0c3fd9213933cf28864cb9.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20180,"url":"https://patchwork.plctlab.org/api/1.2/patches/20180/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"<192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:31:28","name":"[v3,7/8] RISC-V: Make alias instructions aliases","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/192f62be797f7c46a03acadb7d1bcdb83a7e9d6e.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20175,"url":"https://patchwork.plctlab.org/api/1.2/patches/20175/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:31:29","name":"[v3,8/8] RISC-V: Use defined mask and match values","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c89919c84067e1c2105b1857937df6405aec70fa.1668486687.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20185,"url":"https://patchwork.plctlab.org/api/1.2/patches/20185/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:44","name":"[01/11] opcodes/riscv-dis.c: More tidying","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/ebc1e98ae09f2c209ebaed2b81d5b418ce2c5128.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20188,"url":"https://patchwork.plctlab.org/api/1.2/patches/20188/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:45","name":"[02/11] RISC-V: Add test for '\''Zfinx'\'' register switching","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9795298f970f0b8a02796edc2c4249417614103b.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20186,"url":"https://patchwork.plctlab.org/api/1.2/patches/20186/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:46","name":"[03/11] RISC-V: Make mapping symbol checking consistent","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6c6c644515c6bc2751062543097eb14ee98e97c8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20187,"url":"https://patchwork.plctlab.org/api/1.2/patches/20187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:47","name":"[04/11] RISC-V: Split riscv_get_map_state into two steps","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/b5b5ce7e34544c7934b775062413e0fe07dcd6e6.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20192,"url":"https://patchwork.plctlab.org/api/1.2/patches/20192/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:48","name":"[05/11] RISC-V: One time CSR hash table initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/c143088cbaf7a19a992e008689420d95a90f3fab.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20193,"url":"https://patchwork.plctlab.org/api/1.2/patches/20193/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:49","name":"[06/11] RISC-V: Use static xlen on ADDIW sequence","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/9734125736efc8b63be17df87d38cf24bb14a156.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20191,"url":"https://patchwork.plctlab.org/api/1.2/patches/20191/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:50","name":"[07/11] opcodes/riscv-dis.c: Add form feed for separation","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/34dbd0c82de0af284887a3bff649c8c53d67e752.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20190,"url":"https://patchwork.plctlab.org/api/1.2/patches/20190/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:51","name":"[08/11] RISC-V: Split match/print steps on disassembler","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/1352fb8c63539727204df94651f371ed09bbce4c.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20189,"url":"https://patchwork.plctlab.org/api/1.2/patches/20189/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:52","name":"[09/11] RISC-V: Reorganize disassembler state initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/12cd8820841f695708875206b6461b6322c74428.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20194,"url":"https://patchwork.plctlab.org/api/1.2/patches/20194/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"<6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com>","list_archive_url":null,"date":"2022-11-15T04:52:53","name":"[10/11] RISC-V: Reorganize arch-related initialization and management","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/6aade17e12ce2a928d044d9f148c874cf9922da8.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20195,"url":"https://patchwork.plctlab.org/api/1.2/patches/20195/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/","msgid":"","list_archive_url":null,"date":"2022-11-15T04:52:54","name":"[11/11] RISC-V: Move disassembler private data initialization","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/a239fb0682bd24d4f1eb3014685eed78f9ea779a.1668487922.git.research_trasio@irq.a4lg.com/mbox/"},{"id":20236,"url":"https://patchwork.plctlab.org/api/1.2/patches/20236/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/","msgid":"<20221115081455.2354987-2-zengxiao@eswincomputing.com>","list_archive_url":null,"date":"2022-11-15T08:14:55","name":"[v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115081455.2354987-2-zengxiao@eswincomputing.com/mbox/"},{"id":20422,"url":"https://patchwork.plctlab.org/api/1.2/patches/20422/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/","msgid":"<20221115145717.64948-1-bwerl.dev@gmail.com>","list_archive_url":null,"date":"2022-11-15T14:57:17","name":"readelf: use fseeko64 or fseeko if possible","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/20221115145717.64948-1-bwerl.dev@gmail.com/mbox/"}],"public":true,"mbox":"https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/mbox/"}]' + bundle_id=9 + git-pw bundle add 9 20600 +------------+-----------------------------------------------------------------------------------------------------------+ | Property | Value | |------------+-----------------------------------------------------------------------------------------------------------| | ID | 9 | | Name | binutils-gdb_2022-11 | | URL | https://patchwork.plctlab.org/bundle/patchwork-bot/binutils-gdb_2022-11/ | | Owner | patchwork-bot | | Project | binutils-gdb | | Public | True | | Patches | 13337 x86: Silence GCC 12 warning on tc-i386.c | | | 13350 x86: simplify expressions in update_imm() | | | 13487 binutils: Run PR binutils/26160 test | | | 13621 [PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use | | | 13628 [PUSHED] opcodes/arm: don't pass non-string literal to printf like function | | | 13747 [Binutils-2.39,backport,GAS] arm: Use DWARF numbering convention for pseudo-register representation | | | 13993 ld: Add module information substream to PDB files | | | 14028 [committed] RISC-V: Fixed the missing $x+arch when adding odd paddings for alignment. | | | 14043 gas/doc/internals.texi: fix typo | | | 14069 [v2] Support multiple .eh_frame sections | | | 14409 arm: PR 29739 Fix typo where '; ' should not have been replaced with '@' | | | 14588 [v3] Support multiple .eh_frame sections | | | 14602 [v2] ld: Add module information substream to PDB files | | | 14706 [opcodes/arm] Fix potential null pointer dereferences | | | 14840 [REVIEW,ONLY,1/2] NEAR-RATIFICATION RISC-V: Add 'Ssstateen' extension and its CSRs | | | 14841 [REVIEW,ONLY,2/2] NEAR-RATIFICATION RISC-V: Add platform property/capability extensions | | | 14894 [1/2] opcodes/mips: use .word/.short for undefined instructions | | | 14893 [2/2] libopcodes/mips: add support for disassembler styling | | | 15465 [v6,1/7] x86: constify parse_insn()'s input | | | 15466 [v6,2/7] x86: re-work insn/suffix recognition | | | 15467 [v6,3/7] ix86: don't recognize/derive Q suffix in the common case | | | 15468 [v6,4/7] x86-64: allow HLE store of accumulator to absolute 32-bit address | | | 15470 [v6,5/7] x86: move bad-use-of-TLS-reloc check | | | 15469 [v6,6/7] x86: drop (now) stray IsString | | | 15471 [v6,7/7] x86: further re-work insn/suffix recognition to also cover MOVSX | | | 15472 [PUSHED] opcodes/arm: silence compiler warning about uninitialized variable use | | | 15473 configure: require libzstd >= 1.4.0 | | | 15485 [1/2] RISC-V: File-level architecture shouldn't be affected by section-level ones. | | | 15486 [2/2] RISC-V: Clarify the suppress rule of mapping symbol with architecture string. | | | 15509 x86: adjust recently introduced testcases | | | 15679 ld/testsuite: skip tests related to -shared when disabled | | | 15751 [V3.1,11/15] libctf: add libsframe to LDFLAGS and LIBS | | | 15792 i386: Check invalid (%dx) usage | | | 15794 [V3.2,11/15] libctf: add libsframe to LDFLAGS and LIBS | | | 15959 [01/12] RISC-V: Remove unnecessary empty matching file | | | 15961 [02/12] RISC-V: Tidy disassembler corner case tests | | | 15960 [03/12] RISC-V: Tidying related to 'Zfinx' disassembler test | | | 15962 [04/12] RISC-V: GAS: Add basic shared test utilities | | | 15966 [05/12] RISC-V: Redefine "nop" test | | | 15963 [06/12] RISC-V: Reorganize/enhance {sign, zero}-extension instructions | | | 15968 [07/12] RISC-V: Combine complex extension error handling tests | | | 15970 [08/12] RISC-V: Refine/enhance 'M'/'Zmmul' extension tests | | | 15964 [09/12] RISC-V: Combine/enhance 'Zicbo[mz]' extension tests | | | 15965 [10/12] RISC-V: Enhance 'Zicbop' testcases | | | 15967 [11/12] RISC-V: Reorganize/enhance 'Zb*' extension tests | | | 15969 [12/12] RISC-V: Combine/enhance 'Zk*'/'Zbk*' extension tests | | | 16066 [V3.1,03/15] gas: generate .sframe from CFI directives | | | 16379 gold/aarch64: Fix adrp distance check | | | 16400 RISC-V: xtheadfmemidx: Use fp register in mnemonics | | | 16594 GAS fix section alignment for aarch64-pe | | | 16744 [V3.3,11/15] libctf: add libsframe to LDFLAGS and LIBS | | | 16797 x86: Correct wrong comments in vex_w_table | | | 16884 [1/2] gprofng: make cpu identification available to others | | | 16885 [2/2] gdb, btrace: use cpuident.h to implement btrace_this_cpu | | | 16995 x86/Intel: don't accept malformed EXTRQ / INSERTQ | | | 17057 Fix typos in the list of objdump options | | | 17117 Use toplevel configure for GMP and MPFR for gdb | | | 17160 [COMMITTED] PowerPC: Add XSP operand define | | | 17202 libctf: use libtool for link test in configure | | | 17262 ld: Always output local symbol for relocatable link | | | 17399 [V4,01/11] sframe.h: Add SFrame format definition | | | 17398 [V4,02/11] gas: add new command line option --gsframe | | | 17400 [V4,03/11] gas: generate .sframe from CFI directives | | | 17403 [V4,04/11] gas: testsuite: add new tests for SFrame unwind info | | | 17407 [V4,05/11] libsframe: add the SFrame library | | | 17406 [V4,06/11] bfd: linker: merge .sframe sections | | | 17402 [V4,07/11] readelf/objdump: support for SFrame section | | | 17401 [V4,08/11] src-release.sh: Add libsframe | | | 17404 [V4,09/11] binutils/NEWS: add text for SFrame support | | | 17405 [V4,10/11] gas/NEWS: add text about new command line option and SFrame support | | | 17418 [V4,11/11] doc: add SFrame spec file | | | 17662 ld/testsuite: skip ld-size when -shared is not supported | | | 17804 [v2] i386: Check invalid (%dx) usage | | | 18043 Sanity check reloc count in get_reloc_upper_bound | | | 18044 mach-o reloc size overflow | | | 18045 [BINTUILS] arm: Add support for Cortex-X1C CPU. | | | 18051 x86: drop stray IsString from PadLock insns | | | 18088 [v2] x86: drop stray IsString from PadLock insns | | | 18130 x86: drop duplicate sse4a entry from cpu_arch[] | | | 18135 x86: fold special-operand insn attributes into a single enum | | | 18284 [PATCHv2] Use toplevel configure for GMP and MPFR for gdb | | | 18337 gprofng: fix typo in configure.ac | | | 18424 ld: Add section contributions substream to PDB files | | | 18513 gas: accept custom ".linefile ." | | | 18517 Sanity check SHT_MIPS_OPTIONS size | | | 18519 PR28834, PR26946 sanity checking section size | | | 18670 [Binutils,gas] arm: Add support for new unwinder directive ".pacspval". | | | 18672 [Binutils,readelf] arm: Support for new pacbti unwind opcode 0xb5. | | | 19116 PowerPC64 paddi -Mraw | | | 19138 pru: bfd: Correct default to no execstack | | | 19173 binutils/objcopy: keep relocation while renaming a section with explicit flags | | | 19377 [1/2] RISC-V: Add T-Head Fmv vendor extension | | | 19378 [2/2] RISC-V: Add T-Head Int vendor extension | | | 19850 readelf: use fseeko for elf files >= 2 GiB on x86_64-mingw32 | | | 19866 x86: infer No_*Suf from other insn attributes | | | 19934 [V2] GAS fix alignment for aarch64-pe | | | 20111 gas: Add --gcodeview option | | | 20174 [v3,1/8] RISC-V: Add a space at the end of pinfo | | | 20177 [v3,2/8] RISC-V: Fix obvious misalignments ('Zbb'/'Zba') | | | 20173 [v3,3/8] RISC-V: Remove spaces in opcode entries | | | 20179 [v3,4/8] RISC-V: Remove unused instruction macros | | | 20176 [v3,5/8] RISC-V: Complete tidying up with SCALL and SBREAK | | | 20178 [v3,6/8] RISC-V: Tidying up with fmv.w.x and fmv.x.w | | | 20180 [v3,7/8] RISC-V: Make alias instructions aliases | | | 20175 [v3,8/8] RISC-V: Use defined mask and match values | | | 20185 [01/11] opcodes/riscv-dis.c: More tidying | | | 20188 [02/11] RISC-V: Add test for 'Zfinx' register switching | | | 20186 [03/11] RISC-V: Make mapping symbol checking consistent | | | 20187 [04/11] RISC-V: Split riscv_get_map_state into two steps | | | 20192 [05/11] RISC-V: One time CSR hash table initialization | | | 20193 [06/11] RISC-V: Use static xlen on ADDIW sequence | | | 20191 [07/11] opcodes/riscv-dis.c: Add form feed for separation | | | 20190 [08/11] RISC-V: Split match/print steps on disassembler | | | 20189 [09/11] RISC-V: Reorganize disassembler state initialization | | | 20194 [10/11] RISC-V: Reorganize arch-related initialization and management | | | 20195 [11/11] RISC-V: Move disassembler private data initialization | | | 20236 [v1,1/1] RISC-V: Make R_RISCV_SUB6 conforms to riscv abi standard | | | 20422 readelf: use fseeko64 or fseeko if possible | | | 20600 aarch64-pe can't fill 16 bytes in section .text | +------------+-----------------------------------------------------------------------------------------------------------+ + git config pull.rebase false + git fetch origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD + git checkout master Switched to a new branch 'master' branch 'master' set up to track 'origin/master'. + git pull origin master From github.com:plctlab/patchwork-binutils-gdb * branch master -> FETCH_HEAD Already up to date. + git fetch origin upstream-master From github.com:plctlab/patchwork-binutils-gdb * branch upstream-master -> FETCH_HEAD + git checkout upstream-master Switched to a new branch 'upstream-master' branch 'upstream-master' set up to track 'origin/upstream-master'. + git remote add upstream https://sourceware.org/git/binutils-gdb.git + git pull upstream master From https://sourceware.org/git/binutils-gdb * branch master -> FETCH_HEAD * [new branch] master -> upstream/master Updating 4f4a46ba..e0ecefa7 Fast-forward gas/config/obj-coff.c | 8 +- gas/config/tc-i386.c | 9 +- gas/doc/c-i386.texi | 5 +- gas/testsuite/gas/arm/ehabi-pacbti-m.d | 9 +- gas/testsuite/gas/i386/arch-14-1.d | 22 + gas/testsuite/gas/i386/arch-14-1.s | 16 + gas/testsuite/gas/i386/arch-14-znver4.d | 5 + gas/testsuite/gas/i386/i386.exp | 5 + gas/testsuite/gas/i386/rmpquery.d | 20 + gas/testsuite/gas/i386/rmpquery.s | 13 + gas/testsuite/gas/i386/x86-64-arch-4-1.d | 23 + gas/testsuite/gas/i386/x86-64-arch-4-1.s | 18 + gas/testsuite/gas/i386/x86-64-arch-4-znver4.d | 5 + gdb/acinclude.m4 | 8 +- gdb/ada-typeprint.c | 7 +- gdb/configure | 1650 ++++- gdb/configure.ac | 3 + gdb/testsuite/gdb.ada/overload_menu_crash.exp | 46 + gdb/testsuite/gdb.ada/overload_menu_crash/main.adb | 21 + gdb/testsuite/gdb.ada/overload_menu_crash/pck.adb | 21 + gdb/testsuite/gdb.ada/overload_menu_crash/pck.ads | 22 + gdb/testsuite/lib/gdb.exp | 9 +- opcodes/i386-dis.c | 16 +- opcodes/i386-gen.c | 5 + opcodes/i386-init.h | 444 +- opcodes/i386-opc.h | 3 + opcodes/i386-opc.tbl | 7 + opcodes/i386-tbl.h | 7706 ++++++++++---------- 28 files changed, 6049 insertions(+), 4077 deletions(-) create mode 100644 gas/testsuite/gas/i386/arch-14-1.d create mode 100644 gas/testsuite/gas/i386/arch-14-1.s create mode 100644 gas/testsuite/gas/i386/arch-14-znver4.d create mode 100644 gas/testsuite/gas/i386/rmpquery.d create mode 100644 gas/testsuite/gas/i386/rmpquery.s create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-1.d create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-1.s create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-znver4.d create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash.exp create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/main.adb create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/pck.adb create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/pck.ads + git push -u origin upstream-master To github.com:plctlab/patchwork-binutils-gdb.git 4f4a46ba..e0ecefa7 upstream-master -> upstream-master branch 'upstream-master' set up to track 'origin/upstream-master'. + git checkout master Switched to branch 'master' Your branch is up to date with 'origin/master'. + git merge upstream-master Updating 4f4a46ba..e0ecefa7 Fast-forward gas/config/obj-coff.c | 8 +- gas/config/tc-i386.c | 9 +- gas/doc/c-i386.texi | 5 +- gas/testsuite/gas/arm/ehabi-pacbti-m.d | 9 +- gas/testsuite/gas/i386/arch-14-1.d | 22 + gas/testsuite/gas/i386/arch-14-1.s | 16 + gas/testsuite/gas/i386/arch-14-znver4.d | 5 + gas/testsuite/gas/i386/i386.exp | 5 + gas/testsuite/gas/i386/rmpquery.d | 20 + gas/testsuite/gas/i386/rmpquery.s | 13 + gas/testsuite/gas/i386/x86-64-arch-4-1.d | 23 + gas/testsuite/gas/i386/x86-64-arch-4-1.s | 18 + gas/testsuite/gas/i386/x86-64-arch-4-znver4.d | 5 + gdb/acinclude.m4 | 8 +- gdb/ada-typeprint.c | 7 +- gdb/configure | 1650 ++++- gdb/configure.ac | 3 + gdb/testsuite/gdb.ada/overload_menu_crash.exp | 46 + gdb/testsuite/gdb.ada/overload_menu_crash/main.adb | 21 + gdb/testsuite/gdb.ada/overload_menu_crash/pck.adb | 21 + gdb/testsuite/gdb.ada/overload_menu_crash/pck.ads | 22 + gdb/testsuite/lib/gdb.exp | 9 +- opcodes/i386-dis.c | 16 +- opcodes/i386-gen.c | 5 + opcodes/i386-init.h | 444 +- opcodes/i386-opc.h | 3 + opcodes/i386-opc.tbl | 7 + opcodes/i386-tbl.h | 7706 ++++++++++---------- 28 files changed, 6049 insertions(+), 4077 deletions(-) create mode 100644 gas/testsuite/gas/i386/arch-14-1.d create mode 100644 gas/testsuite/gas/i386/arch-14-1.s create mode 100644 gas/testsuite/gas/i386/arch-14-znver4.d create mode 100644 gas/testsuite/gas/i386/rmpquery.d create mode 100644 gas/testsuite/gas/i386/rmpquery.s create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-1.d create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-1.s create mode 100644 gas/testsuite/gas/i386/x86-64-arch-4-znver4.d create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash.exp create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/main.adb create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/pck.adb create mode 100644 gdb/testsuite/gdb.ada/overload_menu_crash/pck.ads + git push -u origin master To github.com:plctlab/patchwork-binutils-gdb.git 4f4a46ba..e0ecefa7 master -> master branch 'master' set up to track 'origin/master'. + branchname=series8187-patch20600 ++ git branch -a ++ grep 'series8187-patch20600$' + checkbranch= + checkbranchresult=null + '[' null = series8187-patch20600 ']' + git checkout -b series8187-patch20600 Switched to a new branch 'series8187-patch20600' ++ curl https://patchwork.plctlab.org/api/1.2/series/8187/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 1366 100 1366 0 0 36918 0 --:--:-- --:--:-- --:--:-- 36918 + series_response='{"id":8187,"url":"https://patchwork.plctlab.org/api/1.2/series/8187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=8187","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"aarch64-pe can'\''t fill 16 bytes in section .text","date":"2022-11-15T21:53:23","submitter":{"id":207,"url":"https://patchwork.plctlab.org/api/1.2/people/207/","name":"Alan Modra","email":"amodra@gmail.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/8187/mbox/","cover_letter":null,"patches":[{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"}]}' ++ jq '.patches[] | (.id|tostring) + "," + .mbox' ++ echo '{"id":8187,"url":"https://patchwork.plctlab.org/api/1.2/series/8187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=8187","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"name":"aarch64-pe can'\''t fill 16 bytes in section .text","date":"2022-11-15T21:53:23","submitter":{"id":207,"url":"https://patchwork.plctlab.org/api/1.2/people/207/","name":"Alan Modra","email":"amodra@gmail.com"},"version":1,"total":1,"received_total":1,"received_all":true,"mbox":"https://patchwork.plctlab.org/series/8187/mbox/","cover_letter":null,"patches":[{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can'\''t fill 16 bytes in section .text","mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"}]}' + patchid_patchurl='"20600,https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"' + echo '"20600,https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"' + IFS=, + read -r series_patch_id series_patch_url ++ echo '"20600' ++ sed 's/"//g' + series_patch_id=20600 ++ echo 'https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/"' ++ sed 's/"//g' + series_patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++ git rev-parse HEAD + commitid_before=e0ecefa782205124cf48892cdf0bd88d0738c03e + eval '+++ declare -p bout bret declare -- bout="Applying: aarch64-pe can'\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied." declare -- bret="0" ++ berr='\''++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 9201 100 9201 0 0 123k 0 --:--:-- --:--:-- --:--:-- 123k +++ bout='\''\'\'''\''Applying: aarch64-pe can'\''\'\'''\''\'\''\'\'''\'''\''\'\'''\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\''\'\'''\'' +++ bret=0'\'' ++ declare -p berr declare -- berr="++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 9201 100 9201 0 0 123k 0 --:--:-- --:--:-- --:--:-- 123k +++ bout='\''Applying: aarch64-pe can'\''\\'\'''\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0"' ++ +++ declare -p bout bret /tmp/jenkins6065037898698829280.sh: line 124: +++: command not found ++ declare -- 'bout=Applying: aarch64-pe can'\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied.' ++ declare -- bret=0 ++ ++ 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 9201 100 9201 0 0 123k 0 --:--:-- --:--:-- --:--:-- 123k +++ bout='\''Applying: aarch64-pe can'\''\'\'''\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0' /tmp/jenkins6065037898698829280.sh: line 143: ++: command not found ++ ++ declare -p berr /tmp/jenkins6065037898698829280.sh: line 144: ++: command not found ++ declare -- 'berr=++++ git_am https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ patch_url=https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ curl https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/ ++++ git am -3 --empty=drop % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 9201 100 9201 0 0 123k 0 --:--:-- --:--:-- --:--:-- 123k +++ bout='\''Applying: aarch64-pe can'\''\'\'''\''t fill 16 bytes in section .text Using index info to reconstruct a base tree... M gas/config/obj-coff.c Falling back to patching base and 3-way merge... No changes -- Patch already applied.'\'' +++ bret=0' ++ git rev-parse HEAD + commitid_after=e0ecefa782205124cf48892cdf0bd88d0738c03e + '[' 0 = 0 ']' + '[' e0ecefa782205124cf48892cdf0bd88d0738c03e = e0ecefa782205124cf48892cdf0bd88d0738c03e ']' + submit_check warning 'Repeat Merge' https://patchwork.plctlab.org/jenkins/job/binutils-gdb/388/consoleText 'Git am fail log' + check_state=warning + patch_state='Repeat Merge' + repo_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/388/consoleText + DESCRIPTION='Git am fail log' + curl -X POST -H 'Authorization: Token [*******]' -F state=warning -F target_url=https://patchwork.plctlab.org/jenkins/job/binutils-gdb/388/consoleText -F context=binutils-gdb-check -F 'description=Git am fail log' https://patchwork.plctlab.org/api/patches/20600/checks/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0 100 975 100 430 100 545 10238 12976 --:--:-- --:--:-- --:--:-- 23214 {"id":2337,"url":"https://patchwork.plctlab.org/api/patches/20600/checks/2337/","user":{"id":1,"url":"https://patchwork.plctlab.org/api/users/1/","username":"snail","first_name":"","last_name":"","email":"wangliu@iscas.ac.cn"},"date":"2022-11-15T22:15:42.649506","state":"warning","target_url":"https://patchwork.plctlab.org/jenkins/job/binutils-gdb/388/consoleText","context":"binutils-gdb-check","description":"Git am fail log"}+ curl -X PATCH -H 'Authorization: Token [*******]' -F 'state=Repeat Merge' https://patchwork.plctlab.org/api/1.2/patches/20600/ % Total % Received % Xferd Average Speed Time Time Time Current Dload Upload Total Spent Left Speed 0 0 0 0 0 0 0 0 --:--:-- --:--:-- --:--:-- 0{"id":20600,"url":"https://patchwork.plctlab.org/api/1.2/patches/20600/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/","project":{"id":2,"url":"https://patchwork.plctlab.org/api/1.2/projects/2/","name":"binutils-gdb","link_name":"binutils-gdb","list_id":"binutils.sourceware.org","list_email":"binutils@sourceware.org","web_url":"https://github.com/wangliu-iscas/Patchwork-Bundles/blob/main/binutils-gdb.md","scm_url":"","webscm_url":"","list_archive_url":"","list_archive_url_format":"","commit_url_format":""},"msgid":"","list_archive_url":null,"date":"2022-11-15T21:53:23","name":"aarch64-pe can't fill 16 bytes in section .text","commit_ref":null,"pull_url":null,"state":"repeat-merge","archived":false,"hash":"4626593811bb9b7cbe543c3bc5134809802bd2df","submitter":{"id":207,"url":"https://patchwork.plctlab.org/api/1.2/people/207/","name":"Alan Modra","email":"amodra@gmail.com"},"delegate":null,"mbox":"https://patchwork.plctlab.org/project/binutils-gdb/patch/Y3QKUwDn748CbDIs@squeak.grove.modra.org/mbox/","series":[{"id":8187,"url":"https://patchwork.plctlab.org/api/1.2/series/8187/","web_url":"https://patchwork.plctlab.org/project/binutils-gdb/list/?series=8187","date":"2022-11-15T21:53:23","name":"aarch64-pe can't fill 16 bytes in section .text","version":1,"mbox":"https://patchwork.plctlab.org/series/8187/mbox/"}],"comments":"https://patchwork.plctlab.org/api/patches/20600/comments/","check":"warning","checks":"https://patchwork.plctlab.org/api/patches/20600/checks/","tags":{},"headers":{"Return-Path":"","Delivered-To":["ouuuleilei@gmail.com","binutils@sourceware.org"],"Received":["by 2002:a5d:6687:0:0:0:0:0 with SMTP id l7csp2957441wru;\n Tue, 15 Nov 2022 13:53:35 -0800 (PST)","from sourceware.org (server2.sourceware.org.\n [2620:52:3:1:0:246e:9693:128c])\n by mx.google.com with ESMTPS id\n y8-20020a056402270800b004675cf238cbsi10770470edd.322.2022.11.15.13.53.35\n for \n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 15 Nov 2022 13:53:35 -0800 (PST)","from server2.sourceware.org (localhost [IPv6:::1])\n\tby sourceware.org (Postfix) with ESMTP id 93F36393BC3A\n\tfor ; Tue, 15 Nov 2022 21:53:34 +0000 (GMT)","from mail-pj1-x102d.google.com (mail-pj1-x102d.google.com\n [IPv6:2607:f8b0:4864:20::102d])\n by sourceware.org (Postfix) with ESMTPS id 08159393BA76\n for ; Tue, 15 Nov 2022 21:53:27 +0000 (GMT)","by mail-pj1-x102d.google.com with SMTP id\n c15-20020a17090a1d0f00b0021365864446so327669pjd.4\n for ; Tue, 15 Nov 2022 13:53:26 -0800 (PST)","from squeak.grove.modra.org\n ([2406:3400:51d:8cc0:68c9:a23e:cf1b:b0be])\n by smtp.gmail.com with ESMTPSA id\n u16-20020a170902e5d000b00186fb8f931asm10501373plf.206.2022.11.15.13.53.25\n (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);\n Tue, 15 Nov 2022 13:53:25 -0800 (PST)","by squeak.grove.modra.org (Postfix, from userid 1000)\n id 1B43B1142DD4; Wed, 16 Nov 2022 08:23:23 +1030 (ACDT)"],"X-Google-Smtp-Source":"\n AA0mqf6ALbwhaA32VlmYHOM8zWx1+H744eAdq+7mIgzmeHQaWgUVxqB44/GYORBLATonefSkw8DG","X-Received":["by 2002:a17:906:b45:b0:78d:b65a:aabe with SMTP id\n v5-20020a1709060b4500b0078db65aaabemr15775860ejg.5.1668549215803;\n Tue, 15 Nov 2022 13:53:35 -0800 (PST)","by 2002:a17:902:f60d:b0:186:6019:d49d with SMTP id\n n13-20020a170902f60d00b001866019d49dmr5853791plg.140.1668549206031;\n Tue, 15 Nov 2022 13:53:26 -0800 (PST)"],"ARC-Seal":"i=1; a=rsa-sha256; t=1668549215; cv=none;\n d=google.com; s=arc-20160816;\n b=ryOJLvadqODgWrdxWz1bFbdOHzqSzdW3pk7BIXBHXx+o44ZoPtk7QyXu5cQE2QGjfU\n eGhXHv8FWj7DbetPc0SnRYsbLEvrcj3UsT2K1eh3bG2MQpErQiHT60PmsllGh2vPxcbI\n f4lajnqWg6AdS3sg/SfX9dlxJN7QBI1Tej/DmVjFfEKuFpaDMTegKBj+zXW/94rovG0j\n xeM26mnOvpskzHg96D5SQq1+4EG9x8LbrowloW3vFHazjihi01N2/o04JErR1mGsLTWn\n P9IXhWqYSykswZJfIgUbsfFn8bw58y3yofcyfkezDgrEFeQw4NG1BUVt08K6xw01f/xe\n HvPg==","ARC-Message-Signature":"i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;\n s=arc-20160816;\n h=sender:errors-to:reply-to:from:list-subscribe:list-help:list-post\n :list-archive:list-unsubscribe:list-id:precedence:in-reply-to\n :content-disposition:mime-version:references:message-id:subject:cc\n :to:date:dmarc-filter:delivered-to:dkim-signature:dkim-filter;\n bh=Uo2AH0ytPWjBViMnw4JumqZdycq4fSoqNhsvpjIhLYM=;\n b=ejciRPq8c6So8PXlCX0VYYfeZk3mxHfGbjoSS0NNxVVY3pXWyClKFeFn0K5rqmFRMY\n GbJvURaFtMhfSQeyqsyAJUA5GY+qXnhQtzzOZhRADlzv96R9EFc8XFkB5i/Zsu72SC4k\n HYp6x/azwW0LEvSjp4ilAvid9IHFl+QnFR0FkG0sJXoaER90BY/Y0IQFBq7HO491Y86+\n 5ngw4B7vc/TIRur+rtKiUkjOKWQRD1oF2NQpZXnEumHWaXdIOzR/hpFVY7hocN0Ujful\n IGeHUbW40d3RD2xkyQdJpIKJfddgK4JODLWi8JlXN3x5+Db0310jY2MbThJjg8x60SSM\n kD0Q==","ARC-Authentication-Results":"i=1; mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=lws7+Vi3;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates\n 2620:52:3:1:0:246e:9693:128c as permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","Received-SPF":"pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates\n 2620:52:3:1:0:246e:9693:128c as permitted sender)\n client-ip=2620:52:3:1:0:246e:9693:128c;","Authentication-Results":"mx.google.com;\n dkim=pass header.i=@sourceware.org header.s=default header.b=lws7+Vi3;\n spf=pass (google.com: domain of\n binutils-bounces+ouuuleilei=gmail.com@sourceware.org designates\n 2620:52:3:1:0:246e:9693:128c as permitted sender)\n smtp.mailfrom=\"binutils-bounces+ouuuleilei=gmail.com@sourceware.org\";\n dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=sourceware.org","DKIM-Filter":"OpenDKIM Filter v2.11.0 sourceware.org 93F36393BC3A","DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org;\n\ts=default; t=1668549214;\n\tbh=Uo2AH0ytPWjBViMnw4JumqZdycq4fSoqNhsvpjIhLYM=;\n\th=Date:To:Cc:Subject:References:In-Reply-To:List-Id:\n\t List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe:\n\t From:Reply-To:From;\n\tb=lws7+Vi3e2Tjo+A7BSMfGY+uovLwRj6aVrXycZORsid71vzYsz0gmGq1mzKqCAfMV\n\t Jmbvv30JqLPVs/zuxn1+vmyMtO56yZvk/CH+v1V5TZZC3hiy0GVSpZRRsdileT95gh\n\t Sw0te6jnzvrgqHihCaSG4EFKv8k8itFenvBowoOw=","X-Original-To":"binutils@sourceware.org","DMARC-Filter":"OpenDMARC Filter v1.4.1 sourceware.org 08159393BA76","X-Google-DKIM-Signature":"v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=1e100.net; s=20210112;\n h=in-reply-to:content-disposition:mime-version:references:message-id\n :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date\n :message-id:reply-to;\n bh=Uo2AH0ytPWjBViMnw4JumqZdycq4fSoqNhsvpjIhLYM=;\n b=Y6dTABtZMELJeSDP/y5hbEDiJoMxKSthrlsvh/qkrHStIyDRe0rSlKhEQWvVxFNcSB\n Be7J0V4rdA2QWW6kjmITE94ddpNwUGKF2byT351eRcoDfWrD0MtumQKuI8rnyxErJRr3\n 4oandAFvMc55xy3hFK+8ZAWTXweAHam4gq74tMWooaod7fxexJrrB9TPFwIiJUVSJR+W\n m2JSASAERxCc5x76p2Fde7FVOSTCyujXCQvePhzlh6fgpXfAtuLlDfOEDyC4J9OYYAUk\n Y0yFOZImT30A659nwWT4NCSu8pOzvgCus8oZFVUD5LktOw5o1mTL1N08+zlwcsMPUu+Y\n jzQg==","X-Gm-Message-State":"ANoB5pnYgz0uyDpwqlzd7fhm03ULCIGRUNAT/R3n/q0bld8L//anf528\n zz7GlFFeE51M5VTPV5i1JC8=","Date":"Wed, 16 Nov 2022 08:23:23 +1030","To":"Zac Walker ","Cc":"Nick Clifton , binutils@sourceware.org","Subject":"aarch64-pe can't fill 16 bytes in section .text","Message-ID":"","References":"\n <1fc98550-06e7-284e-3f1c-dda991bdd0e5@redhat.com>\n <584ecd9c-7876-8e2f-4610-8b51cab366b8@linaro.org>","MIME-Version":"1.0","Content-Type":"text/plain; charset=us-ascii","Content-Disposition":"inline","In-Reply-To":"<584ecd9c-7876-8e2f-4610-8b51cab366b8@linaro.org>","X-Spam-Status":"No, score=-3035.5 required=5.0 tests=BAYES_00, DKI 100 10994 100 10842 100 152 203k 2923 --:--:-- --:--:-- --:--:-- 206k M_SIGNED,\n DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0,\n RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS,\n TXREP autolearn=ham autolearn_force=no version=3.4.6","X-Spam-Checker-Version":"SpamAssassin 3.4.6 (2021-04-09) on\n server2.sourceware.org","X-BeenThere":"binutils@sourceware.org","X-Mailman-Version":"2.1.29","Precedence":"list","List-Id":"Binutils mailing list ","List-Unsubscribe":",\n ","List-Archive":"","List-Post":"","List-Help":"","List-Subscribe":",\n ","From":"Alan Modra via Binutils ","Reply-To":"Alan Modra ","Errors-To":"binutils-bounces+ouuuleilei=gmail.com@sourceware.org","Sender":"\"Binutils\" ","X-getmail-retrieved-from-mailbox":"=?utf-8?q?INBOX?=","X-GMAIL-THRID":"=?utf-8?q?1749600662963604808?=","X-GMAIL-MSGID":"=?utf-8?q?1749600662963604808?="},"content":"I'm going to fix the underlying coff_frob_section problem too.\nWithout commit b66e671854, this:\n .p2align 4\n nop\n .p2align 3\n nop\nresults in an error when coff_frob_section attempts to pad out the\nsection to a 16-byte boundary. Due to miscalculating the pad pattern\nrepeat count, write.c:write_contents attempts to shove 16 bytes of\npadding into the remaining 4 bytes of the .text section.\n\n\t* config/obj-coff.c (coff_frob_section): Correct fill count.\n\tDon't pad after errors.","diff":"diff --git a/gas/config/obj-coff.c b/gas/config/obj-coff.c\nindex 98c39e43907..9be697fb62e 100644\n--- a/gas/config/obj-coff.c\n+++ b/gas/config/obj-coff.c\n@@ -1725,7 +1725,8 @@ coff_frob_section (segT sec)\n bfd_vma align_power = (bfd_vma) sec->alignment_power + OCTETS_PER_BYTE_POWER;\n bfd_vma mask = ((bfd_vma) 1 << align_power) - 1;\n \n- if (size & mask)\n+ if (!do_not_pad_sections_to_alignment\n+ && (size & mask) != 0)\n {\n bfd_vma new_size;\n fragS *last;\n@@ -1740,7 +1741,10 @@ coff_frob_section (segT sec)\n while (fragp->fr_next != last)\n \tfragp = fragp->fr_next;\n last->fr_address = size;\n- fragp->fr_offset += new_size - size;\n+ if ((new_size - size) % fragp->fr_var == 0)\n+\tfragp->fr_offset += (new_size - size) / fragp->fr_var;\n+ else\n+\tabort ();\n }\n #endif\n \n","prefixes":[]}+ exit 1 Build step 'Execute shell' marked build as failure Finished: FAILURE